參數(shù)資料
型號(hào)： SPAKDSP321VL240
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 3/84頁(yè)
文件大?。?/td> 0K
描述： IC DSP 24BIT 240MHZ 196-MAPBGA
標(biāo)準(zhǔn)包裝： 2
系列： DSP56K/Symphony
類型： 定點(diǎn)
接口： 主機(jī)接口，SSI，SCI
時(shí)鐘速率： 240MHz
非易失內(nèi)存： ROM（576 B）
芯片上RAM： 576kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.60V
工作溫度： -40°C ~ 100°C
安裝類型： 表面貼裝
封裝/外殼： 196-LBGA
供應(yīng)商設(shè)備封裝： 196-MAPBGA（15x15）
包裝： 托盤
External Memory Expansion Port (Port A)
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
1-5
TA
Input
Ignored Input
Transfer Acknowledge—If the DSP56321 is the bus master and there is no
external bus activity, or the DSP56321 is not the bus master, the TA input is
ignored. The TA input is a data transfer acknowledge (DTACK) function that can
extend an external bus cycle indefinitely. Any number of wait states (1,
2. . .infinity) can be added to the wait states inserted by the bus control register
(BCR) by keeping TA deasserted. In typical operation, TA is deasserted at the
start of a bus cycle, is asserted to enable completion of the bus cycle, and is
deasserted before the next bus cycle. The current bus cycle completes one
clock period after TA is asserted synchronous to CLKOUT. The number of wait
states is determined by the TA input or by the BCR, whichever is longer. The
BCR can be used to set the minimum number of wait states in external bus
cycles.
To use the TA functionality, the BCR must be programmed to at least one wait
state. A zero wait state access cannot be extended by TA deassertion;
otherwise, improper operation may result.
BR
Output
Reset: Output
(deasserted)
State during
Stop/Wait
depends on BRH
bit setting:
BRH = 0: Output
(deasserted)
BRH = 1:
Maintains last
state (that is, if
asserted, remains
asserted)
Bus Request—Asserted when the DSP requests bus mastership. BR is
deasserted when the DSP no longer needs the bus. BR may be asserted or
deasserted independently of whether the DSP56321 is a bus master or a bus
slave. Bus “parking” allows BR to be deasserted even though the DSP56321 is
the bus master. (See the description of bus “parking” in the BB signal
description.) The bus request hold (BRH) bit in the BCR allows BR to be
asserted under software control even though the DSP does not need the bus.
BR is typically sent to an external bus arbitrator that controls the priority,
parking, and tenure of each master on the same external bus. BR is affected
only by DSP requests for the external bus, never for the internal bus. During
hardware reset, BR is deasserted and the arbitration is reset to the bus slave
state.
BG
Input
Ignored Input
Bus Grant—Asserted by an external bus arbitration circuit when the DSP56321
becomes the next bus master. When BG is asserted, the DSP56321 must wait
until BB is deasserted before taking bus mastership. When BG is deasserted,
bus mastership is typically given up at the end of the current bus cycle. This may
occur in the middle of an instruction that requires more than one external bus
cycle for execution.
To ensure proper operation, the user must set the asynchronous bus arbitration
enable (ABE) bit (Bit 13) in the Operating Mode Register. When this bit is set,
BG and BB are synchronized internally. This adds a required delay between the
deassertion of an initial BG input and the assertion of a subsequent BG input.
BB
Input/ Output
Ignored Input
Bus Busy—Indicates that the bus is active. Only after BB is deasserted can the
pending bus master become the bus master (and then assert the signal again).
The bus master may keep BB asserted after ceasing bus activity regardless of
whether BR is asserted or deasserted. Called “bus parking,” this allows the
current bus master to reuse the bus without rearbitration until another device
requires the bus. BB is deasserted by an “active pull-up” method (that is, BB is
driven high and then released and held high by an external pull-up resistor).
Notes:
1.
See BG for additional information.
2.
BB requires an external pull-up resistor.
Table 1-7.
External Bus Control Signals (Continued)
Signal Name
Type
State During
Reset, Stop, or
Wait
Signal Description
相關(guān)PDF資料
PDF描述
VE-B6R-CY-S CONVERTER MOD DC/DC 7.5V 50W
EMC07DRXS CONN EDGECARD 14POS DIP .100 SLD
ACC35DREH-S734 CONN EDGECARD 70POS .100 EYELET
XC5VLX110-1FFG676C IC FPGA VIRTEX-5 110K 676FBGA
VI-BNB-CY-S CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAKDSP321VL275 功能描述:IC DSP 24BIT 275MHZ 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:DSP56K/Symphony 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP56824BU70 制造商:Freescale Semiconductor 功能描述:
SPAKF56009FJ81 制造商:Motorola Inc 功能描述:
SPAKMC331CFC16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
SPAKMC331CFC20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*