參數(shù)資料
型號(hào): SPAKDSP321VL240
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 29/84頁(yè)
文件大?。?/td> 0K
描述: IC DSP 24BIT 240MHZ 196-MAPBGA
標(biāo)準(zhǔn)包裝: 2
系列: DSP56K/Symphony
類型: 定點(diǎn)
接口: 主機(jī)接口,SSI,SCI
時(shí)鐘速率: 240MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
AC Electrical Characteristics
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
2-15
323
HAS deassertion to data strobe assertion
4
0.0
0.0
0.0
0.0
ns
324
Host data input setup time before write data
strobe deassertion6
4.95
4.5
4.13
4.0
ns
325
Host data input hold time after write data
strobe deassertion6
1.65
1.5
1.38
1.23
ns
326
Read data strobe assertion to output data
active from high impedance
5
HACK assertion to output data active from high
impedance
1.65
1.5
1.38
1.23
ns
327
Read data strobe assertion to output data
valid5
HACK assertion to output data valid
14.78
13.45
12.32
10.2
ns
328
Read data strobe deassertion to output data
high impedance5
HACK deassertion to output data high
impedance
4.95
4.5
4.13
4.0
ns
329
Output data hold time after read data strobe
deassertion5
Output data hold time after HACK deassertion
1.65
1.5
1.38
1.23
ns
330
HCS assertion to read data strobe
deassertion5
TC + 4.95
9.95
9.05
8.3
7.77
ns
331
HCS assertion to write data strobe
deassertion6
8—
ns
332
HCS assertion to output data valid
17
16
15
14
ns
333
HCS hold time after data strobe deassertion
4
0.0
0.0
0.0
0.0
ns
334
Address (HAD[0–7]) setup time before HAS
deassertion (HMUX=1)
2.31
2.1
1.93
1.76
ns
335
Address (HAD[0–7]) hold time after HAS
deassertion (HMUX=1)
1.65
1.5
1.38
1.23
ns
336
HA[8–10] (HMUX=1), HA[0–2] (HMUX=0),
HR/W setup time before data strobe assertion
4
Read
Write
0
2.31
0
2.1
0
1.93
0
1.76
ns
337
HA[8–10] (HMUX=1), HA[0–2] (HMUX=0),
HR/W hold time after data strobe deassertion4
1.65
1.5
1.38
1.23
ns
338
Delay from read data strobe deassertion to
host request assertion for “Last Data Register”
read5, 7, 8
TC + 2.64
7.64
7.19
6.81
6.28
ns
339
Delay from write data strobe deassertion to
host request assertion for “Last Data Register”
write6, 7, 8
1.5
× TC +
2.64
10.14
9.47
8.9
8.1
ns
340
Delay from data strobe assertion to host
request deassertion for “Last Data Register”
read or write (HROD=0)4, 7, 8
12.14
11.04
10.12
9.0
ns
341
Delay from data strobe assertion to host
request deassertion for “Last Data Register”
read or write (HROD=1, open drain host
request)4, 7, 8, 9
—300.0
300.0
—300.0
ns
Table 2-10.
Host Interface Timings1,2,12 (Continued)
No.
Characteristic10
Expression
200 MHz
220 MHz
240 MHz
275 MHz
Uni
t
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
VE-B6R-CY-S CONVERTER MOD DC/DC 7.5V 50W
EMC07DRXS CONN EDGECARD 14POS DIP .100 SLD
ACC35DREH-S734 CONN EDGECARD 70POS .100 EYELET
XC5VLX110-1FFG676C IC FPGA VIRTEX-5 110K 676FBGA
VI-BNB-CY-S CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAKDSP321VL275 功能描述:IC DSP 24BIT 275MHZ 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:DSP56K/Symphony 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP56824BU70 制造商:Freescale Semiconductor 功能描述:
SPAKF56009FJ81 制造商:Motorola Inc 功能描述:
SPAKMC331CFC16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual
SPAKMC331CFC20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual