- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98145 > ST7267R8T1L/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST7267R8T1L/XXX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, LEAD FREE, TQFP-64 |
| 文件頁(yè)數(shù)： | 8/189頁(yè) |
| 文件大?。?/td> | 1643K |
| 代理商： | ST7267R8T1L/XXX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
ST7267C8 ST7267R8
105/189
point 0. These are described in the Universal Seri-
al Bus Specification, Revision 2.0, Chapter 9. The
protocol for these device requests involves differ-
ent numbers and types of transaction per transfer.
To accommodate this, application software needs
to take a state machine approach to command de-
coding and handling.
The Standard Device Requests can be divided
into three categories: Zero Data Requests (in
which all the information is included in the com-
mand), Write Requests (in which the command will
be followed by additional data), and Read Re-
quests (in which the device is required to send
data back to the host).
This section looks at the sequence of events that
the software must perform to process the different
types of device request.
10.5.10.1 Endpoint 0 Service Routine
An Endpoint 0 interrupt is generated:
■ When the core sets the OPR bit (CSR0) after a
valid token has been received and data has
been written to the FIFO.
■ When the core clears the IPR bit (CSR0) after
the packet of data in the FIFO has been
successfully transmitted to the host.
■ When the core sets the STST bit (CSR0) after a
control transaction is ended due to a protocol
violation.
■ When the core sets the SE bit (CSR0) because
a control transfer has ended before DE (CSR0)
is set.
Whenever the Endpoint 0 service routine is en-
tered, the software must first check to see if the
current control transfer has been ended due to ei-
ther a STALL condition or a premature end of con-
trol transfer. If the control transfer ends due to a
STALL condition, the STST bit is set. If the control
transfer ends due to a premature end of control
transfer, the SE bit is set. In either case, the soft-
ware should abort processing the current control
transfer and set the state to IDLE.
10.5.10.2 Error Handling
A control transfer may be aborted due to a protocol
error on the USB, the host prematurely ending the
transfer, or if the function controller software wish-
es to abort the transfer (e.g. because it cannot
process the command).
The USB controller will automatically detect proto-
col errors and send a STALL packet to the host un-
der the following conditions:
1. Host sends more data during the OUT Data
phase of a write request than was specified in the
command. This condition is detected when the
host sends an OUT token after the DE bit (CSR0)
has been set.
2. Host requests more data during the IN Data
phase of a read request than was specified in the
command. This condition is detected when the
host sends an IN token after the DE bit in the
CSR0 register has been set.
3. Host sends more than MaxP data bytes in an
OUT data packet.
4. Host sends a non-zero length DATA1 packet
during the STATUS phase of a read request.
When the USB controller has sent the STALL
packet, it sets the STST bit (CSR0) and generates
an interrupt. When the software receives an End-
point 0 interrupt with the STST bit set, it should
abort the current transfer, clear the SentStall bit,
and return to the IDLE state.
If the host prematurely ends a transfer by entering
the STATUS phase before all the data for the re-
quest has been transferred, or by sending a new
SETUP packet before completing the current
transfer, then the SE bit (CSR0) will be set and an
Endpoint 0 interrupt generated. When the software
receives an Endpoint 0 interrupt with the SE bit
set, it should abort the current transfer, set the
SSE bit (CSR0), and return to the IDLE state. If the
OPR bit (CSR0) is set this indicates that the host
has sent another SETUP packet and the software
should then process this command.
10.5.11 Bulk IN Endpoint
A Bulk IN endpoint is used to transfer non-periodic
data from the function controller to the host.
Three optional features are available for use with a
Bulk IN endpoint:
■ Double packet buffering
If the value written to the INMAXPR register is less
than, or equal to, half the size of the FIFO allocat-
ed to the endpoint, double packet buffering will be
automatically enabled. When enabled, up to two
packets can be stored in the FIFO awaiting trans-
mission to the host.
■ DMA
If DMA is enabled for the endpoint, a DMA request
will be generated whenever the endpoint is able to
accept another packet in its FIFO. This feature is
used to allow transfer to the MSCI without ST7 in-
tervention in order to allow high speed transfer to/
from the USB controller.
■ AutoSet
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST7267C8T1/XXX | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。