
T48C893
Rev. A4, 22-Jan-02
19 (82)
4
–
MHz
oscillator
4Out
4Out
OSC1
OSC2
*
Oscin
C1
*
C2
Oscout
XTAL
4 MHz
*
configurable
Stop
Osc
–
Stop
Figure 18. 4-MHz crystal oscillator
4
–
MHz
oscillator
4Out
Stop
4Out
Osc
–
Stop
OSC1
OSC2
*
Oscin
C1
*
C2
Oscout
Cer.
Res
*
configurable
C3
C4
Figure 19. Ceramic resonator
32-kHz Oscillator
Some applications require long-term time keeping or low
resolution timing. In this case, an on
–
chip, low power
32-kHz crystal oscillator can be used to generate both the
SUBCL and the SYSCL. In this mode, power
consumption is greatly reduced. The 32-kHz crystal
oscillator can not be stopped while the power-down mode
is in operation.
32
–
kHz
oscillator
32Out
32Out
OSC1
OSC2
*
Oscin
C1
*
C2
Oscout
XTAL
32 kHz
*
configurable
Figure 20. 32-kHz crystal oscillator
3.5.3
Clock Management
The clock management register controls the system clock
divider and synchronization stage. Writing to this register
triggers the synchronization cycle.
Clock Management Register (CM)
Auxiliary register address:
’
3
’
hex
Bit 3
NSTOP
Bit 2
Bit 1
Bit 0
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááááááá
CSS1
áááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááá
áááááááááááááááááááááááááááá
ááááááááááááááááááá
ááááááááááááááááááááááá
áááááááááááááááááááááááááááá
áááááááááááááááááááááááááááá
áááááááááááááááááááááááááááá
N
ot
STOP
peripheral clock
NSTOP = 0, stops the peripheral clock while the core is in SLEEP mode
NSTOP = 1, enables the peripheral clock while the core is in SLEEP mode
C
ore
C
lock
S
elect
CCS = 1, the internal RC-oscillator 1 generates SYSCL
CCS = 0, the 4-MHz crystal oscillator, the 32-kHz crystal oscillator, an external clock source or the
internal RC-oscillator 2 with the external resistor at OSC1 generates SYSCL dependent on
the setting of OS0 and OS1 in the system configuration register
C
ore
S
peed
S
elect
1
C
ore
S
peed
S
elect
0
áááááááááááááááááááááááááááááááá
CSS1
CSS0
Divider
CCS
CSS0
Note