
T48C893
Rev. A4, 22-Jan-02
46 (82)
Timer 3
–
Mode 7: Carrier Frequency Burst Modulation Controlled by SSI Internal Output (SO)
The Timer 3 counter is driven by an internal or external clock source. Its compare
–
and compare mode registers must
be programmed to generate the carrier frequency via the output toggle flip-flop. The output (SO) of the SSI is used
to enable or disable the Timer 3 output. The SSI should be supplied with the toggle signal of Timer 2 (see combination
mode 12).
Timer 3
–
Mode 8: FSK Modulation with Shift Register Data (SO)
The two compare registers are used for generating two different time intervals. The SSI internal data output (SO) selects
which compare register is used for the output frequency generation. A
’
0
’
level at the SSI data output enables the
compare register 1. An
’
1
’
level enables compare register 2. The both compare- and compare mode registers must be
programmed to generate the two frequencies via the output toggle flip-flop. The SSi can be supplied with the toggle
signal of Timer 2. The Timer 3 counter is driven by an internal or external clock source. The Timer 2 counter is driven
by the Counter 3 (TOG3) (see also combination mode 13).
0 1 2 3 4 0 1 2 3 4 0 1 2 3
Counter 3
CM31
CM32
SO
13815
4 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 3
T3R
4 0
T3O
1
0
1
0
Figure 51. FSK modulation
Timer 3
–
Mode 9: Pulse-Width Modulation with the Shift Register
The two compare registers are used for generating two different time intervals. The SSI internal data output (SO) selects
which compare register is used for the output pulse generation. In this mode both compare- and compare mode registers
must be programmed for generating the two pulse widths. It is also useful to enable the single-action mode for extreme
duty cycles. Timer 2 is used as baudrate generator and for the trigger restart of Timer 3. The SSI must be supplied with
a toggle signal of Timer 2. The counter is driven by an internal or external clock source (see combination mode 7).
0 0 0 0 0 0 0 0 0
0 0 0 0
Counter 3
CM31
CM32
T3O
13816
0 0 0 0 0 1 2 3 4 5 6 7 8 91011121314150 1 2 3 4 5
TOG2
SIR
6 7 8
1
9
1112
10
14
13
0
2 3
1
4
15
0
0
0
1
SO
SCO
T3R
Figure 52. Pulse-width modulation