- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373540 > T9000 ISDN Network Termination Node (NTN) Device PDF資料下載
參數(shù)資料
| 型號： | T9000 |
| 英文描述： | ISDN Network Termination Node (NTN) Device |
| 中文描述： | ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)（新界北）設(shè)備 |
| 文件頁數(shù)： | 40/126頁 |
| 文件大小： | 2127K |
| 代理商： | T9000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
40
Lucent Technologies Inc.
Preliminary Data Sheet
November 2000
ISDN Network Termination Node (NTN) Device
T9000
7 Transmission Superblock
(continued)
7.6 DFAC Register Set
(continued)
Table 32. SCR0: S-Interface Control Register #0 (0x0F)
Reg
SCR0
RESET
R/W
R/W
Default
Bit 7
—
0
Bit 6
—
0
Bit 5
STOA
0
Bit 4
FACT
0
Bit 3
FT
0
Bit 2
MF_E
0
Bit 1
ST_E
1
Bit 0
SRESET
0
Bit #
7—6
5
Symbol
—
Name/Description
Reserved.
Program to 0.
S/T-Only Activation.
This bit allows the S/T-interface to perform a normal activation independent of the
state of the U-interface. The S block will behave as if synchronization has been achieved on the U-inter-
face and the downstream U-interface ACT bit has been received. It will reach its full activation state (G3,
transmitting INFO4) only if a TE is attached. Note the difference in function between this bit and FACT,
below.
STOA
0: Normal operation.
1: Allows S/T activation independent of the U-interface state.
When STOA is cleared to zero, the SRESET bit must be asserted. If a U-interface activation occurs
while STOA is active, STOA must be deasserted before any further U-activation attempts will be recog-
nized by the device.
S/T Force Activation.
This bit forces the S/T-interface to proceed directly to its full activation state (G3,
transmitting INFO4) regardless of whether a TE is attached or what the state of the U-interface is. This
may be useful for test purposes. Note the difference in function between this bit and STOA, above. In
order for this bit to have any effect, the S/T-interface must be enabled.
4
FACT
0: Normal operation.
1: Forces S block to transmit INFO4.
If a U-interface activation occurs while FACT is active, FACT must be deasserted before any further U-
activation attempts will be recognized by the device.
Fixed/Adaptive Timing Selection.
Determines whether the S/T-interface receiver uses fixed or adap-
tive timing.
0: Adaptive timing. When this bit is set to 0, incoming data at the S/T-interface is sampled at a point
defined by an adaptive timing algorithm. This mode is used in point-to-point configuration (only 1
TE) or a multi-TE configuration on an extended passive bus, where the round-trip delay can vary
from 10
μ
s to 42
μ
s, but the differential delay between various TEs is less than 2
μ
s.
1: Fixed timing. When this bit is set to 1, incoming data at the S/T-interface is sampled with a fixed
delay relative to the S/T transmitter clock. This mode is used in a multi-TE configuration with a
short passive bus, where the round-trip delay variations are 10
μ
s to 14
μ
s.
S/T-Interface Multiframing Enable.
Enables the multiframing controller and allows the microcontroller
to access the S and Q channels. When disabled, multiframing is not implemented (the device transmits
all 0s in the FA and M bit positions and all 1s in the S bit positions to the TE). Also register bits
MFR0(3:0) are forced to 1 and MFR1(3:0) are forced to 0 when multiframing is disabled.
3
FT
2
MF_E
0: Disable multiframing controller.
1: Enable multiframing controller.
S/T-Interface Enable.
This signal enables the S/T-interface.
0: S/T-interface is powered down and disabled.
1: S/T-interface is enabled and can respond to activation attempts.
S/T-Interface Reset.
Writing a one to this bit causes a reset of the S/T-interface, initializing the interface
in the same manner as the external RESET pin.
1
ST_E
0
SRESET
0: Normal operation.
1: Reset S/T-interface (nonlatching—this bit clears itself and will always be read back as 0).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T9021 | TELECOMMUNICATIONS PRODUCTS |
| T9030 | TELECOMMUNICATIONS PRODUCTS |
| T90FJR | Dual Common Interface Hardware Controller- CIMax |
| T919N | PHASE CONTROL THYRISTORS |
| T9790U | CMOS 1 CHIP LSI FOR LCD ELECTRONIC CALCULATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T9001 | 功能描述:罩類、盒類及殼類產(chǎn)品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| T9006 | 功能描述:罩類、盒類及殼類產(chǎn)品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| T9007 | 功能描述:罩類、盒類及殼類產(chǎn)品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩類、盒類及殼類產(chǎn)品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。