- 您現在的位置：買賣IC網 > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統計算機微處理器) PDF資料下載
參數資料
| 型號： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統計算機微處理器) |
| 中文描述： | 64位RISC（精簡指令集計算機）微處理器（64位精簡指令集系統計算機微處理器） |
| 文件頁數： | 25/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
25
5.6.4 Uncached load or store
When performing uncached load operations, the processor issues non-coherent read requests for double
words, partial double words, words, or partial words. Also, when performing uncached store operations,
the processor issues write requests for double words, partial double words, words, or partial words.
When in the 64-bit mode, the TX4956 judges that there is valid parity and data in the entire 64-bit SysAD
bus even for data requests of less than double words. Even if there was a partial word request for
example, all parity must be correctly returned for all 64 bits. If not, then parity check must be disabled.
When in the 32-bit mode, the TX4956 judges that there is valid parity and data in the entire 32-bit SysAD
bus even for data requests of less than words. Even if there was a partial word request for example, all
parity must be correctly returned for all 32 bits. If not, then parity check must be disabled.
All write transactions by the TX4956 are buffered in the 4-stage write buffer of the system interface. If
there are entries in the write buffer when a block request is required, the write buffer is flushed before a
read request is generated (for cache misses or read transactions to uncached areas). Data cache misses or
uncached data load transactions flush the write buffer.
5.6.5 Cache instruction operation
Various operations are made available to the Cache instruction in order to maintain the primary cache
status and contents. When Cache instruction operations are in progress, write requests or invalidate
requests can be issued from the processor.
5.6.6 Load Linked Store Conditional Operation
TX4956 and TX4955 are not supporting the Load-Link/Store-Conditional instruction sequence.
相關PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統計算機微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。