- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) PDF資料下載
參數(shù)資料
| 型號： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| 中文描述： | 64位RISC（精簡指令集計算機）微處理器（64位精簡指令集系統(tǒng)計算機微處理器） |
| 文件頁數(shù)： | 39/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
39
5.8 Data Transfer
The maximum data transfer rate of the system interface is 1 double word per cycle.
The external agent can select the data transfer rate to the processor. For example, it is possible to transfer
data and assert the ValidIn* signal just once for every
n
cycles instead of at all cycles. The external agent
can transfer data to the processor at the selected transfer rate.
The processor interprets cycles as being valid when the ValidIn* signal is asserted and the SysCmd bus
includes the data identifier. After a cycle has been interpreted as valid, the processor continues to accept
data until a data word with an indication that it is the final data word appears.
5.8.1 Data transfer pattern
The term “data pattern” in the case of block write operations, refers to a string of text that indicates the
“data” cycles repeated so that the appropriate data transfer speed can be obtained and the “unused” cycles.
Dxx data patterns indicate a repetition data transfer rate where there is one double word in three cycles
followed by two unused cycles. The data transfer rate is set by G2Sconfig register(0xF FF10 0000).
Table 8-1 indicates the data transfer rate, data pattern, and setting.
Maximum Data Transfer Rate
Data Pattern
Setting
Bit(2:1)
00
01
10
11
Write mode
1 double word/3 Master Clock cycle
Reserved
1 double word/1 Master Clock cycles
1 double word/1 Master Clock cycles
Dxx
R4000 compatible
Reserved
Pipeline write
Reissue write
Reserved
D
D
Note:
Bit(2:1) is set to “00” when initialized.
The setting Bit(2:1) is bit(2:1) of the G2Sconfig register (0xF FF10 0000).
Table 8-1 Data Transfer Rate, Data Pattern and Setting
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。