- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) PDF資料下載
參數(shù)資料
| 型號： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| 中文描述： | 64位RISC（精簡指令集計算機）微處理器（64位精簡指令集系統(tǒng)計算機微處理器） |
| 文件頁數(shù)： | 27/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
27
When shifting to the slave state (from Cycle 5 in Figure 7-1), the external agent can return the
requested data as a read response. Notification of an error in the returned data is sent if either the data
requested by a read response were returned or if the requested data could not be fetched. In this case,
the processor handles the result as a bus error exception.
Figure 7-1 illustrates a situation in which the slave state is autonomously shifted to after a processor
read request is issued.
Note:
The timing of the SysADC bus and SysCmdP bus are the same as the timing of the SysAD
bus and SysCmd bus timing, respectively.
Figure 7-1 Processor Read Request Protocol
If the Release* signal is asserted, this means that either there is autonomous shifting to the slave state or
there is a response to the ExtRqst* signal assertion. In this case, the processor can accept either a read
response or an external request other than a read response. If an external request other than a read
response is issued, the processor asserts Release* for 1 cycle, then autonomously shifts to the slave state
again after the external request process.
WrRdy*
Release*
1
4
Addr
Read
1
2
4
5
6
7
8
9
3
11
12
10
Master
Slave
Master
Clock
SysAD bus
Cycle
SysCmd bus
ValidOut*
ValidIn*
2
3
5 6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。