- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| 中文描述： | 64位RISC（精簡(jiǎn)指令集計(jì)算機(jī)）微處理器（64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器） |
| 文件頁數(shù)： | 4/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
4
3.2 BLOCK FUNCTION
TX49/H Core
True 64-bit microprocessor
32, 64-bit integer general purpose registers
32, 32-bit floating point general purpose registers
Optimized 5-stage pipeline
Instruction Set
Upward compatible with MIPS I,MIPS II, MIPS III ISA
MAC(Multiply and Accumulate) instructions
PREF(Prefetch) instruction
On-chip 32-Kbyte Instruction Cache and 32-Kbyte Data Cache
4-way set associative and Lock function support
Data Cache: Write-back and Write-through support
MMU
36-bit physical address space and 64-bit virtual address space
48-double-entry (even/odd) Joint TLB
2-entry Instruction TLB and 4-entry Data TLB
IEEE754 compatible single and double precision FPU
Debug Support Unit (DSU) with EJTAG support
Power management modes ( HALT/DOZE )
q
q
SysAD BUS I/F
Bus protocol conversion
It converts TX4955/56 Internal GBus Read/Write request into outside SysAD Bus protocol.
q
Sysnchronizer
The external interrupt
It takes contents of interrupt register and bitwise OR of external interrupt signal (INT(5:0)).
q
Clock Generator
Generates the internal operating clock of the TX4955/56 from external crystal oscillator.
q
Debug Support Unit (DSU)
EJTAG function support
Consists of an Enhanced JTAG (EJTAG) Module and a Debug Support Unit (DSU). It can
be used to provide single-step execution and hardware break-points for debugging
processor systems. EJTAG utilizes JTAG interface and extends the ability to access the
inside register contents, host sytem peripherals, and system memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。