- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| 中文描述： | 64位RISC（精簡指令集計(jì)算機(jī)）微處理器（64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器） |
| 文件頁數(shù)： | 33/60頁 |
| 文件大小： | 244K |
| 代理商： | TMPR4955 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
33
5.7.7
External arbitration protocol
As previously mentioned, the ExtRqst* signal and Release* signal are used in system interface arbitration.
Figure 7-7 illustrates the timing of the arbitration protocol when the slave state changes to the master
state.
The arbitration cycle sequence is as follows.
1.
The external agent asserts ExtRqst* when it becomes necessary to issue external requests.
2.
The processor asserts Release* for 1 cycle when it becomes possible to process an external request.
3.
The processor sets the SysAD bus and SysCmd bus to tri-state.
4.
The external agent must start transmission to the SysAD bus and SysCmd bus 2 cycles after Release*
is asserted.
5.
The external agent deasserts ExtRqst* 2 cycles after Release* is asserted. This does not apply
however to situations where an attempt is made to issue another external request.
6.
The external agent sets the SysAD bus and SysCmd bus to tri-state when processing of the external
request is complete.
The processor becomes able to issue processor requests 1 cycle after the external agent sets the busses to
tri-state.
Note:
The SysADC bus and SysCmdP bus timing is the same as that for the SysAD bus and SysCmd
bus, respectively.
Figure 7-7 Arbitration Protocol Relating to External Requests
3
4
6
Master
Clock
Cycle
SysAD bus
SysCmd bus
ValidIn*
Master
Slave
Master
1
2
3
4
5
6
7
8
9
10
11
12
Addr
Data0
Cmd
NEOD
1
2
5
ExtRqst*
Release*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。