- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385939 > TMPR4955 (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMPR4955 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| 中文描述： | 64位RISC（精簡(jiǎn)指令集計(jì)算機(jī)）微處理器（64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器） |
| 文件頁(yè)數(shù)： | 8/60頁(yè) |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4955 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
8
4.3.2 CLOCK / CONTROL INTERFACE
PIN NAME
I / O
FUNCTION
MasterClock
I
Master clock
Master clock input that establishes the processor operating frequency.
Set the operational frequency of the System interface
DivMode(1:0) MasterClock PClock
0 41.8MHz/50MHz 167MHz/200MHz
1 66.8MHz/80MHz 167MHz/200MHz
2 83.5MHz/100MHz 167MHz/200MHz
3 55.7MHz/66Mhz 167MHz/200MHz
Timer-Interrupt disable input
0 enable Timer-Interrupt
1 disable Timer-Interrupt
HALT/DOZE mode output
This signal output the status of HALT or DOZE mode. This signal indicates that
the TX4956 is in the HALT or DOZE mode when this signal is “H”.
PLL reset input
A signal to halt the PLL oscillation of the TX4956 built-in clock generator.
0
PLL is halt( no oscillation )
1
PLL is enabled.
Endianess input
Indicates the initial setting of the endian during a reset.
0
Little Endian
1
Big Endian
DivMode(1:0)
I
TintDis
I
HALT/DOZE
O
PLLReset*
I
Endian
I
4.3.3 INTERRUPT INTERFACE
PIN NAME
I / O
FUNCTION
Int(5:0)*
I
Interrupt
Five general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt
register and visible as bits 15:10 of the Cause register.
Non-maskable interrupt
Non-maskable interrupt, ORed with bit 6 of the interrupt register.
NMI*
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMPR4956F | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡(jiǎn)指令集系統(tǒng)計(jì)算機(jī)微處理器) |
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMPR4955A | 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF | 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
| TMPR4955AF-167 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microcontroller |
| TMPR4955AF-200 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|64-BIT|CMOS|QFP|160PIN|PLASTIC |
| TMPR4955B | 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:64-Bit TX System RISC TX49 Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。