![](http://datasheet.mmic.net.cn/200000/TMS570LS10216ASZWTQR_datasheet_15110599/TMS570LS10216ASZWTQR_78.png)
PRODUCTPREVIEW
SPNS141D – AUGUST 2010 – REVISED JANUARY 2011
www.ti.com
7.9
SPI Master Mode Timing Parameters
7.9.1
SPI Master Mode External Timing Parameters (CLOCK PHASE = 0, SPICLK = output,
SPISIMO = output, and SPISOMI = input)
Table 7-13. SPI Master Mode External Timing Parameters(1)(2)(3)
NO.
MIN
MAX
Unit
1
tc(SPC)M
Cycle time, SPICLK (4)
50
256tc(VCLK)
ns
2(5)
tw(SPCH)M
Pulse duration, SPICLK high (clock polarity = 0)
0.5tc(SPC)M – 3 – tr
0.5tc(SPC)M + 5
ns
tw(SPCL)M
Pulse duration, SPICLK low (clock polarity = 1)
0.5tc(SPC)M – 3 – tf
0.5tc(SPC)M + 5
3(5)
tw(SPCL)M
Pulse duration, SPICLK low (clock polarity = 0)
0.5tc(SPC)M – 3 – tf
0.5tc(SPC)M + 5
ns
tw(SPCH)M
Pulse duration, SPICLK high (clock polarity = 1)
0.5tc(SPC)M – 3 – tr
0.5tc(SPC)M + 5
4(5)
td(SIMO-SPCL)M
Delay time, SPISIMO valid before SPICLK low
0.5tc(SPC)M – 10
ns
(clock polarity = 0)
td(SIMO-SPCH)M
Delay time, SPISIMO valid before SPICLK high
0.5tc(SPC)M – 10
(clock polarity = 1)
5(5)
tv(SPCL-SIMO)M
Valid time, SPISIMO data valid after SPICLK low
0.5tc(SPC)M – tf(SPC) -7
ns
(clock polarity = 0)
tv(SPCH-SIMO)M
Valid time, SPISIMO data valid after SPICLK high
0.5tc(SPC)M – tr(SPC) -7
(clock polarity = 1)
6(5)
tsu(SOMI-SPCL)M
Setup time, SPISOMI before SPICLK low (clock
tf(SPC)
ns
polarity = 0)
tsu(SOMI-SPCH)M
Setup time, SPISOMI before SPICLK high (clock
tr(SPC) + 4
polarity = 1)
7(5)
th(SPCL-SOMI)M
Hold time, SPISOMI data valid after SPICLK low
10
ns
(clock polarity = 0)
th(SPCH-SOMI)M
Hold time, SPISOMI data valid after SPICLK high
10
(clock polarity = 1)
8(6)
tC2TDELAY
Setup time CS active until SPICLK high, assumes
(C2TDELAY+CSHOLD+
ns
that SPInENA is low at tSPIENA (clock polarity = 0)
2)*tc(VCLK) - tf(SPICS) +
tr(SPC)- 9
tr(SPC)+ 5
Setup time CS active until SPICLK low, assumes
(C2TDELAY+CSHOLD+
ns
that SPInENA is low at tSPIENA (clock polarity = 1)
2)*tc(VCLK) - tf(SPICS) +
tf(SPC) - 9
tf(SPC) + 5
9(6)
tT2CDELAY
Hold time SPICLK low until CS inactive (clock
0.5*tc(SPC)M +
ns
polarity = 0)
T2CDELAY*tc(VCLK) +
tc(VCLK) -
tf(SPC) + tr(SPICS) - 5
tf(SPC) + tr(SPICS) + 10
Hold time SPICLK high until CS inactive (clock
0.5*tc(SPC)M +
ns
polarity = 1)
T2CDELAY*tc(VCLK) +
tc(VCLK) -
tr(SPC) + tr(SPICS) - 5
tr(SPC) + tr(SPICS) + 10
10
tSPIENA
SPIENAn Sample point
C2TDELAY * tc(VCLK) -
C2TDELAY * tc(VCLK)
ns
tf(SPICS) - 20
11
tSPIENAW
SPIENAn Sample point from write to buffer
(C2TDELAY+2)*tc(VCLK)
ns
(1)
The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.
(2)
tc(VCLK) = interface clock cycle time = 1 / f(VCLK)
(3)
For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.
(4)
When the SPI is in Master mode, the following must be true:
For PS values from 1 to 255: tc(SPC)M ≥ (PS +1)tc(VCLK) ≥ 50 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits.
For PS values of 0: tc(SPC)M = 2tc(VCLK) ≥ 50 ns. The external load on the SPICLK pin must be less than 60pF.
(5)
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
(6)
C2TDELAY and T2CDELAY are programmed in the SPIDELAY register
78
Peripheral and Electrical Specifications
Copyright 2010–2011, Texas Instruments Incorporated