
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 6-21. DM6437 DSP System Event Mapping (continued)
DSP
DSP
SYSTEM
EVENT
NUMBER
SYSTEM
EVENT
NUMBER
ACRONYM
SOURCE
ACRONYM
SOURCE
43
EMACINT
EMAC Memory Controller
107
Reserved
44
Reserved
108
Reserved
45
Reserved
109
Reserved
46
Reserved
110
Reserved
47
HPIINT
HPI
111
Reserved
48
MBXINT0
McBSP0 Transmit
112
Reserved
49
MBRINT0
McBSP0 Receive
113
PMC_ED
C64x+ PMC
50
MBXINT1
McBSP1 Transmit
114
Reserved
51
MBRINT1
McBSP1 Receive
115
Reserved
52
Reserved
116
UMCED1
C64x+ UMC 1
53
DDRINT
DDR2 Memory Controller
117
UMCED2
C64x+ UMC 2
54
EMIFAINT
EMIFA
118
PDCINT
C64x+ PDC
55
VLQINT
VLYNQ
119
SYSCMPA
C64x+ SYS
56
PCIINT
PCI
120
PMCCMPA
C64x+ PMC
57
HECC0INT
HECC Interrupt 0
121
PMCDMPA
C64x+ PMC
58
HECC1INT
HECC Interrupt 1
122
DMCCMPA
C64x+ DMC
59
AXINT0
McASP0 Transmit
123
DMCDMPA
C64x+ DMC
60
ARINT0
McASP0 Receive
124
UMCCMPA
C64x+ UMC
61
Reserved
125
UMCDMPA
C64x+ UMC
62
Reserved
126
EMCCMPA
C64x+ EMC
63
Reserved
127
EMCBUSERR
C64x+ EMC
Table 6-22. C64x+ Interrupt Controller Registers
HEX ADDRESS
0x0180 0000
0x0180 0004
0x0180 0008
0x0180 000C
0x0180 0020
0x0180 0024
0x0180 0028
0x0180 002C
0x0180 0040
0x0180 0044
0x0180 0048
0x0180 004C
0x0180 0080
0x0180 0084
0x0180 0088
0x0180 008C
0x0180 00A0
0x0180 00A4
0x0180 00A8
0x0180 00AC
0x0180 00C0
0x0180 00C4
0x0180 00C8
0x0180 00CC
ACRONYM
EVTFLAG0
EVTFLAG1
EVTFLAG2
EVTFLAG3
EVTSET0
EVTSET1
EVTSET2
EVTSET3
EVTCLR0
EVTCLR1
EVTCLR2
EVTCLR3
EVTMASK0
EVTMASK1
EVTMASK2
EVTMASK3
MEVTFLAG0
MEVTFLAG1
MEVTFLAG2
MEVTFLAG3
EXPMASK0
EXPMASK1
EXPMASK2
EXPMASK3
REGISTER DESCRIPTION
Event flag register 0
Event flag register 1
Event flag register 2
Event flag register 3
Event set register 0
Event set register 1
Event set register 2
Event set register 3
Event clear register 0
Event clear register 1
Event clear register 2
Event clear register 3
Event mask register 0
Event mask register 1
Event mask register 2
Event mask register 3
Masked event flag register 0
Masked event flag register 1
Masked event flag register 2
Masked event flag register 3
Exception mask register 0
Exception mask register 1
Exception mask register 2
Exception mask register 3
Peripheral Information and Electrical Specifications
204
Submit Documentation Feedback