
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 2-14. DDR2 Memory Controller Terminal Functions
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
ZDU
NO.
NAME
DDR2 Memory Controller
DV
DDR2
DDR2 Clock Output
DV
DDR2
DDR2 Differential Clock Output
DV
DDR2
DDR2 Clock Enable Output
DV
DDR2
DDR2 Active Low Chip Select Output
DV
DDR2
DDR2 Active Low Write Enable Output
DV
DDR2
DDR2 Data Mask Outputs
DQM3: For upper byte data bus DDR_D[31:24]
DV
DDR2
DQM2: For DDR_D[23:16]
DV
DDR2
DQM1: For DDR_D[15:8]
DQM0: For lower byte DDR_D[7:0]
DV
DDR2
DV
DDR2
DDR2 Row Access Signal Output
DV
DDR2
DDR2 Column Access Signal Output
DV
DDR2
Data Strobe Input/Outputs for each byte of the 32-bit data bus. They
are outputs to the DDR2 memory when writing and inputs when
DV
DDR2
reading. They are used to synchronize the data transfers.
DV
DDR2
DQS3 : For upper byte DDR_D[31:24]
DQS2: For DDR_D[23:16]
DQS1: For DDR_D[15:8]
DV
DDR2
DQS0: For bottom byte DDR_D[7:0]
DDR_CLK0
DDR_CLK0
DDR_CKE
DDR_CS
DDR_WE
DDR_DQM[3]
DDR_DQM[2]
DDR_DQM[1]
DDR_DQM[0]
DDR_RAS
DDR_CAS
DDR_DQS[0]
DDR_DQS[1]
DDR_DQS[2]
W7
W8
V8
T9
T8
T16
T14
T6
T4
U7
T7
U4
U6
U14
AB7
AB8
AA8
Y11
Y10
Y18
Y15
Y7
Y4
Y8
Y9
AA4
AA7
AA15
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
DDR_DQS[3]
U16
AA18
I/O/Z
DDR_BS[0]
DDR_BS[1]
DDR_BS[2]
DDR_A[12]
DDR_A[11]
DDR_A[10]
DDR_A[9]
DDR_A[8]
DDR_A[7]
DDR_A[6]
DDR_A[5]
DDR_A[4]
DDR_A[3]
DDR_A[2]
DDR_A[1]
DDR_A[0]
U8
V9
U9
W9
W10
U10
U11
V10
V11
W11
W12
V12
U12
V13
U13
W13
AA9
AB9
AB10
AA10
AA11
AB11
AA12
Y12
AB12
AA13
Y13
AB13
AA14
Y14
AB14
AB15
Bank Select Outputs (BS[2:0]). Two are required to support 1Gb DDR2
memories.
I/O/Z
DV
DDR2
I/O/Z
DV
DDR2
DDR2 Address Bus Output
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see
Section 3.9.1
,
Pullup/Pulldown Resistors
.
Fore more information, see the
Recommended Operating Conditions
table
(3)
Submit Documentation Feedback
Device Overview
45