
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 2-17. VLYNQ Terminal Functions
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
ZDU
NO.
NAME
VLYNQ
IPU
DV
DD33
VLYNQ_CLOCK/
PCICLK/GP[57]
This pin is multiplexed between VLYNQ, PCI, and GPIO.
For VLYNQ, it is the clock VLYNQ_CLOCK (I/O/Z).
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is the Serial Clock run request VLYNQ_SCRUN
(I/O/Z).
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is transmit bus bit 3 output VLYNQ_TXD3.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is transmit bus bit 2 output VLYNQ_TXD2.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is transmit bus bit 1 output VLYNQ_TXD1.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is transmit bus bit 0 output VLYNQ_TXD0.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is receive bus bit 3 input VLYNQ_RXD3.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is receive bus bit 2 input VLYNQ_RXD2.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is receive bus bit 1 input VLYNQ_RXD1.
This pin is multiplexed between HPI, VLYNQ, PCI, and GPIO.
For VLYNQ, it is receive bus bit 0 input VLYNQ_RXD0.
A7
A8
I/O/Z
HD0/VLYNQ_SCRUN/
AD18/GP[58]
IPU
DV
DD33
C8
B9
I/O/Z
HD8/VLYNQ_TXD3/
PPERR/GP[66]
HD7/VLYNQ_TXD2/
PDEVSEL/GP[65]
HD6/VLYNQ_TXD1/
PTRDY/GP[64]
HD5/VLYNQ_TXD0/
PIRDY/GP[63]
HD4/VLYNQ_RXD3/
PFRAME/GP[62]
HD3/VLYNQ_RXD2/
PCBE2/GP[61]
HD2/VLYNQ_RXD1/
AD17/GP[60]
HD1/VLYNQ_RXD0/
AD16/GP[59]
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
A5
A6
I/O/Z
B6
B7
I/O/Z
D6
C7
I/O/Z
A6
A7
I/O/Z
C7
C8
I/O/Z
B7
B8
I/O/Z
A8
A9
I/O/Z
D7
C9
I/O/Z
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see
Section 3.9.1
,
Pullup/Pulldown Resistors
.
Specifies the operating I/O supply voltage for each signal
(3)
Submit Documentation Feedback
Device Overview
51