
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 2-19. VPFE Terminal Functions (continued)
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
ZDU
NO.
NAME
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI, and
GPIO.
CI3(CCD11)/
EM_A[17]/
AD31/
EM_D[4]/GP[47]
When used by the CCDC as input CI3, it supports several modes:
IPD
DV
DD33
A11
B14
I/O/Z
In 16-bit CCD Raw mode, it is input CCD11.
In 16-bit YCbCr mode, it is time multiplexed between CB3, and CR3
inputs.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y3, CB3, and
CR3 of the upper 8-bit channel.
(4)
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI, and
GPIO.
CI2(CCD10)/
EM_A[18]/
PRST/
EM_D[5]/GP[46]
This pin is CCDC input CI2 and it supports several modes:
IPD
DV
DD33
D11
A14
I/O/Z
In 16-bit CCD Raw mode, it is input CCD10.
In 16-bit YCbCr mode, it is time multiplexed between CB2, and CR2
inputs.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y2, CB2, and
CR2 of the upper 8-bit channel.
(4)
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI, and
GPIO.
CI1(CCD9)/
EM_A[19]/
PREQ/
EM_D[6]/GP[45]
This pin is CCDC input CI1 and it supports several modes:
IPD
DV
DD33
B12
C14
I/O/Z
In 16-bit CCD Raw mode, it is input CCD9.
In 16-bit YCbCr mode, it is time multiplexed between CB1, and CR1
inputs.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y1, CB1, and
CR1 of the upper 8-bit channel.
(4)
This pin is multiplexed between the VPFE (CCDC), EMIFA, PCI, and
GPIO.
CI0(CCD8)/
EM_A[20]/
PINTA/
EM_D[7]/GP[44]
This pin is CCDC input CI0 and it supports several modes:
IPD
DV
DD33
C12
C15
I/O/Z
In 16-bit CCD Raw mode, it is input CCD8.
In 16-bit YCbCr mode, it is time multiplexed between CB0, and CR0
inputs.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y0, CB0, and
CR0 of the upper 8-bit channel.
(4)
This pin is multiplexed between the VPFE (CCDC) and GPIO.
This pin is CCDC input YI7 and it supports several modes:
YI7(CCD7)/
GP[43]
IPD
DV
DD33
A12
A15
I/O/Z
In 16-bit CCD Raw mode, it is input CCD7.
In 16-bit YCbCr mode, it is input Y7.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y7, CB7, and
CR7 of the lower 8-bit channel.
(4)
This pin is multiplexed between the VPFE (CCDC) and GPIO.
This pin is CCDC input YI6 and it supports several modes:
YI6(CCD6)/
GP[42]
IPD
DV
DD33
B13
B15
I/O/Z
In 16-bit CCD Raw mode, it is input CCD6.
In 16-bit YCbCr mode, it is input Y6.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y6, CB6, and
CR6 of the lower 8-bit channel.
(4)
This pin is multiplexed between the VPFE (CCDC) and GPIO.
This pin is CCDC input YI5 and it supports several modes:
YI5(CCD5)/
GP[41]
IPD
DV
DD33
C13
B16
I/O/Z
In 16-bit CCD Raw mode, it is input CCD5.
In 16-bit YCbCr mode, it is input Y5.
(4)
In 8-bit YCbCr mode, it is time multiplexed between Y5, CB5, and
CR5 of the lower 8-bit channel.
(4)
Submit Documentation Feedback
Device Overview
55