參數(shù)資料
型號: TNET3001
廠商: Texas Instruments, Inc.
英文描述: SONET STS-1 Overhead Terminator(SONET STS-1附加終端)
中文描述: SONET的STS - 1的開銷終結者(SONET的STS - 1的附加終端)
文件頁數(shù): 19/49頁
文件大小: 1090K
代理商: TNET3001
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
19
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements, C
L
= 15 pF (see Note 4 and Figure 14)
NO.
MIN
NOM
MAX
UNIT
μ
s
1
tc(TTCI)
tw(TTCIH)
tw(TTCIL)
tw(TSYNH)
tsu(TTDI)
tsu(TSPE)
tsu(TSYN)
th(TTDI)
th(TSPE)
th(TSYN)
td(TSPE)GAP
Clock cycle time, TTCI
19.29
2
Pulse duration, TTCI high
9.65
ns
3
Pulse duration, TTCI low
9.65
ns
4
Pulse duration, TSYN high
ns
5
Setup time, TTDI valid before TTCI
μ
s
5
Setup time, TSPE valid before TTCI
ns
5
Setup time, TSYN valid before TTCI
ns
6
Hold time, TTDI valid after TTCI
ns
6
Hold time, TSPE valid after TTCI
μ
s
6
Hold time, TSYN valid after TTCI
ns
7
Delay time, gap from TSPE
to TSPE
ns
NOTE 4: Timing intervals are measured at (VOH–VOL)/2 or (VIH–VIL)/2 as applicable.
TTCI
(input)
TTDI
(input)
TSPE
(input)
TSYN
(input)
TTDI
TSPE
TSYN
TTCI
7
Byte J1
4
1
3
2
SPE
Last Data
Byte
Byte C1
5
Figure 14. Terminal Serial SPE-Only Input Timing
P
相關PDF資料
PDF描述
TNETA1530 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置)
TNETA1531 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置)
TNETA1545 Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉換器和ECL-PSEUDO TO ECL轉換器)
TNETA1555 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復裝置)
TNETA1556 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復裝置)
相關代理商/技術參數(shù)
參數(shù)描述
TNETA1500A 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1500APCM 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP
TNETA1500APGE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1500PCM 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1530DW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator