- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385942 > TNET3001 (Texas Instruments, Inc.) SONET STS-1 Overhead Terminator(SONET STS-1附加終端) PDF資料下載
參數(shù)資料
| 型號： | TNET3001 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SONET STS-1 Overhead Terminator(SONET STS-1附加終端) |
| 中文描述： | SONET的STS - 1的開銷終結(jié)者（SONET的STS - 1的附加終端） |
| 文件頁數(shù)： | 28/49頁 |
| 文件大?。?/td> | 1090K |
| 代理商： | TNET3001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
28
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
control register 3
BIT
NAME
BIT
NAME
Transmit line-side section-datacom-bytes
control. Outgoing line data has section-
datacom bytes from the section-datacom
interface (D1–D3).
COMMENTS
1F8
7
TRSD
Outgoing line data has section-
datacom bytes from the terminal.
See Notes 12, 13, and 15
1F8
6
TRLD
Transmit line-side line-datacom-bytes
control. Outgoing line data has line-
datacom bytes from the line-datacom
interface (D4–D12).
Outgoing line data has line-
datacom bytes from the terminal.
See Notes 12, 13, and 15
1F8
5
TRE1
Transmit line-side line E1 byte control.
Outgoing line data has section-orderwire
byte from the orderwire interface.
Outgoing line data has section-
orderwire byte from the terminal.
See Notes 12, 13, and 15
1F8
4
TRE2
Transmit line-side E2 byte control.
Outgoing line data has line-orderwire
byte from the orderwire interface.
Outgoing line data has line-
orderwire byte from the terminal.
See Notes 12, 13, and 15
1F8
3
TPATH
Transmit line-side E2 byte control.
Outgoing line data has path-overhead
(except H4) bytes from the RAM.
Outgoing line data has path-
overhead bytes from the
terminal.
Multiframe-indicator
byte (H4) always passes
through.
1F8
2
TRAPS
Transmit line-side APS control
.
Outgoing
line data has APS bytes from the RAM.
Outgoing line data has APS
bytes from the terminal.
See Notes 13, 14, and 15
1F8
1
TRAPS
External APS-to-RAM enable. APS bytes
from the orderwire interface loaded to the
RAM every frame.
RAM location for APS bytes not
modified
See Notes 13, 14, and 15
1F8
0
RTLOOP
Receive-to-transmit loopback enable.
Receive terminal output looped back to
transmit terminal input.
Normal operation
NOTES: 12. Orderwire or datacom channels can come either from the terminal or the respective serial interface.
13. These channels cannot come from the terminal in the SPE-only mode.
14. Transmit line APS bytes have three sources: terminal, orderwire interface, or RAM (using microprocessor interface).
15. These features are not available in the SPE-only mode.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TNETA1530 | 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置) |
| TNETA1531 | 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置) |
| TNETA1545 | Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉(zhuǎn)換器和ECL-PSEUDO TO ECL轉(zhuǎn)換器) |
| TNETA1555 | 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復(fù)裝置) |
| TNETA1556 | 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復(fù)裝置) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TNETA1500A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER |
| TNETA1500APCM | 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP |
| TNETA1500APGE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TNETA1500PCM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER |
| TNETA1530DW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。