參數(shù)資料
型號: TNET3001
廠商: Texas Instruments, Inc.
英文描述: SONET STS-1 Overhead Terminator(SONET STS-1附加終端)
中文描述: SONET的STS - 1的開銷終結(jié)者(SONET的STS - 1的附加終端)
文件頁數(shù): 26/49頁
文件大?。?/td> 1090K
代理商: TNET3001
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
26
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
control register 1
BIT
NAME
BIT
NAME
Receiver terminal-side F1 byte control.
Outgoing terminal data has section-user
byte (F1) from the RAM.
COMMENTS
Outgoing terminal data has section-
user byte from the receive line.
0F9
7
RRF1
See Note 6
0F9
6
RRC1
Receiver terminal-side C1 byte control.
Outgoing terminal data has STS-1 ID byte
(C1) from the RAM.
Outgoing terminal data has STS-1 ID
byte (C1) from the receive line.
See Note 6
0F9
5
RRZ1
Receiver terminal-side Z1 byte control
Outgoing terminal data has growth-byte
Z1 from the RAM.
Outgoing terminal data has growth-byte
Z1 from the receive line.
See Note 6
0F9
4
RRZ2
Receiver terminal-side Z2 byte control.
Outgoing terminal data has growth-byte
Z2 from the RAM.
Outgoing terminal data has growth-
byte Z2 from the receive line.
See Note 6
0F9
3
RRAIS
Receiver terminal-side AIS output
control. Enables automatic insertion of AIS
into outgoing terminal data
Disables automatic insertion of AIS into
outgoing terminal data
See Note 8
0F9
2
LTE
Line-terminating-equipment enable.
Enables AIS transmission and
introduction.
Disable line-terminating equipment for
AIS transmission and introduction
Section-terminating
equipment if LTE=0
and PTE = 0
0F9
1
RRFRM
Receive terminal-side framing-byte
control. Outgoing terminal data has
framing bytes regenerated.
Outgoing terminal data has framing
bytes from the receive line.
0F9
0
RRB1
Receive terminal-side B1 parity-byte
control. Outgoing terminal data has B1
byte recalculated.
Outgoing terminal data has B1 byte
from the receive line.
See Note 6
NOTES:
6. The TOH bytes are inserted into the terminal data only in the pass-through mode. In the receive-retiming and SPE-only modes, all
TOH bytes except A1, A2, E1, H1 and H2 are set to zero.
8. The SPE bytes are set to all ones during the SPE and RX retiming modes. All TOH bytes except A1, A2, E1, H1, and H2 are set
to zero.
P
相關PDF資料
PDF描述
TNETA1530 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置)
TNETA1531 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置)
TNETA1545 Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉(zhuǎn)換器和ECL-PSEUDO TO ECL轉(zhuǎn)換器)
TNETA1555 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復裝置)
TNETA1556 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復裝置)
相關代理商/技術參數(shù)
參數(shù)描述
TNETA1500A 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1500APCM 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP
TNETA1500APGE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1500PCM 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1530DW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator