![](http://datasheet.mmic.net.cn/390000/TNET3001_datasheet_16838723/TNET3001_39.png)
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
39
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
transmit terminal- and line-overhead byte RAM locations
SYMBOL
ADDRESS (hex)
CONTROL
BIT
DESCRIPTION
INCOMING
INSERT
A1
116
136
Framing pattern. The outgoing A1 and A2 bytes are stored in insert locations and
automatically inserted into the outgoing line data The A1 and A2 bytes are
automatically inserted into the outgoing line data. The A1 and A2 bytes are
regenerated every frame when the control bit TRFRM = 1.
A2
117
137
C1
11C
13C
TRC1
STS-1 signal identifier. Normal operation.
B1
114
134
149
TRERR
Section BIP-8 parity/error mask. B1 errors are added to the transmit B1
counter. The outgoing B1 BIP-8 parity is recalculated and stored in insert
location 134. In the STS-1 mode, the recalculated B1 is XORed with the B1 error
mask from location 149 before transmission. In the STS-N mode, the B1 error mask
from location 149 is transmitted.
E1
118
138
TRE1
TE2A§
TA2E§
Section-orderwire byte
.
The E2 byte from the orderwire interface is stored in the
insert location. The E1 byte is optionally reused for AIS communication
between TNETS3001s.
F1
11D
13D
TRF1
Section-user byte. Normal operation.
D1
D2
D3
105
106
107
125
126
127
TRSD
Section data-communication channel. The section-datacom bytes, D1 – D3, from
the section-datacom interface are stored in the insert location.
H1
H2
H3
111
112
113
133
Payload-pointer and pointer-action bytes
.
The TNETS3001 automatically
recalculates the outgoing pointer. The H3 byte is inserted from RAM location 133.
B2
115
135
151
TRERR
Line BIP-8 bit parity. The B2 errors are added to the transmit B2 counter. The
outgoing B2 BIP-8 parity is recalculated and stored in the insert location 135. The
recalculated B2 is XORed with the B2 error mask from location 151 before
transmission.
K1
K2
11E
11F
13E
13F
TRAPS
EXAPS
Automatic-protection-switching bytes. If EXAPS is set, the APS bytes from the
orderwire interface are stored in the insert RAM locations.
D4–D12
108–110
128–130
TRLD
Line data-communication channel. The line-datacom bytes, D4–D12, from the
section-datacom interface are stored in the insert location.
E2
119
139
TRE2
Line-orderwire byte. The E2 byte from the orderwire interface is stored in the insert
location.
Z1
Z2
11A
11B
13A
13B
TRZ1
TRZ2
Growth bytes. Normal operation.
The insert bytes are multiplexed into the line data when the corresponding control bit is set. If used, the microprocessor initializes the insert
locations.
In SPE-only modes, the incoming terminal data has these bytes as an all-zeros pattern.
§The E1 byte can be used for AIS transmission. All ones in the E1 byte indicates an AIS condition; all zeros indicates a non-AIS condition. If the
control bit TE2A is set, the TNETS3001 interprets the incoming E1 byte for AIS information. When the control bit TA2E is set, the line E1 byte
carries AIS information.
If TRERR is set, the error masks are reset after transmission; otherwise, error is transmitted continuously.
P