Agere Systems Inc.
7
Data Sheet
March 29, 2002
10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer
TTRN0110G
Ball Information
(continued)
Ball Description
Note:
In Table 2, when operating the TTRN0110G device at the OC-192/STM-64 rate, 10 Gbits/s should be
interpreted as 9.9532 Gbits/s. When operating the TTRN0110G device at the Ethernet rate, 10 Gbits/s
should be interpreted as 10.3125 Gbits/s. When operating the TTRN0110G device at RS FEC OC-192/
STM64 rates, 10 Gbits/s should be interpreted as 10.6642 Gbits/s or 10.7092 Gbits/s.
Table 2. Ball Descriptions—10 Gbits/s and Related Signals
Ball
Symbol
*
* Differential pairs are indicated by P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.
I = input, O = output. I
u
indicates an internal pull-up resistor on this pin. I
d
indicates an internal pull-down resistor on this pin. I
t
= an
internal termination resistance of 50
to V
CCD
on this pin.
Type
Level
Name/Description
A11
A9
D10GP
D10GN
O
CML
Data Output (10 Gbits/s NRZ).
10 Gbits/s differential data
output.
Note:
This data rate will scale when operating at different rates.
Loopback Data Output.
Additional 10 Gbits/s differential data
output for system loopback.
D1
F1
LBDP
LBDN
O
CML
Note:
This data rate will scale when operating at different rates.
Clock Output (10 GHz).
10 GHz differential clock output.
A7
A5
CK10GP
CK10GN
O
CML
Note:
This clock rate will scale when operating at different rates.
FEC Rate (Active-Low).
Selects between two operating rate
ranges within the OC-192/STM-64 rate of 9.9532 GHz and the
FEC rate of 10.7092 GHz.
K14
FECN
I
u
CMOS
0 = Will extend the operating range out to the FEC rate of
10.7092 GHz.
1 or no connection = OC-192/STM-64 rate of 9.9532 GHz to the
Ethernet rate of 10.3 GHz.
Note:
All input and output SONET/SDH clock and data rates will
scale when operating at different rates.
Resistor Reference CML.
CML current bias reference resistor.
Enable CK10GP/N Clock Output.
0 = CK10GP/N buffer powered off.
1 or no connection = CK10GP/N buffer enabled.
Enable LBDP/N Data Output (Active-Low).
0 = LBDP/N buffer enabled.
1 or no connection = LBDP/N buffer powered off.
Invert D10G Data Output (Active-Low).
0 = Invert.
1 or no connection = Noninvert.
Test Clock Input.
(Buffer is powered down when TESTN = 1.)
Select Test Clock (Active-Low).
0 = Select test clock.
1 or no connection = Select VCO.
Resistor Reference VCO.
VCO bias reference resistor. Connect
an 806 k
resistor to V
CCD
.
D8
F9
RREFCML
ENCK10G
I
Analog
CMOS
I
u
F7
ENLBDN
I
u
CMOS
E7
INVDATN
I
u
CMOS
C15
E9
TSTCKP
TESTN
I
t
I
u
CML
CMOS
F14
RREFVCO
I
Analog