- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385951 > TVP3010C (Texas Instruments, Inc.) Video Interface Palette PDF資料下載
參數(shù)資料
| 型號： | TVP3010C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface Palette |
| 中文描述： | 視頻接口面板 |
| 文件頁數(shù)： | 84/90頁 |
| 文件大?。?/td> | 491K |
| 代理商： | TVP3010C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當前第84頁第85頁第86頁第87頁第88頁第89頁第90頁
B–1
Appendix B
RCLK Frequency < VCLK Frequency
The VCLK, RCLK, and SCLK outputs generated by the TVP3010C or TVP3010M VIP are free-running
clocks. The video-control signals (i.e., HSYNC, VSYNC, and SYSBL) are normally generated from VCLK,
and a fixed relationship between video-control signals and VCLK can be expected. The VIP samples and
latches the Blank internal input on the falling edge of VCLK. It then looks at the internal RCLK signal to
determine when to enable or disable SCLK at the output terminal. The decision is determined when the
RCLK frequency is greater than or equal to the VCLK frequency. However, when the RCLK frequency is less
than the VCLK frequency, the appearance of the SCLK waveform at the output terminal (when SYSBL is
sampled low on the falling edge of VCLK) can vary (see Figures B–1 and B–2).
To avoid this variation in the SCLK output waveform, the RCLK and VCLK frequencies should be chosen
so that HTOTAL is evenly divisible by the ratio of the VCLK frequency to the RCLK frequency:
remainder of [ HTOTAL/(VCLK frequency/RCLK frequency)] = 0
For example, if HTOTAL is even, VCLK frequency = dot clock frequency/8 and RCLK frequency = dot clock
frequency/16. Then the above formula is satisfied.
NOTE:
When HTOTAL starts at zero, then the formula becomes:
remainder of [ (HTOTAL + 1)/(VCLK frequency/SCLK frequency) ] = 0.
VCLK
SYSBL
At Input
Terminal
RCLK
SCLK
Figure B–1. VCLK and SCLK Phase Relationship (Case 1)
VCLK
SYSBL
At Input
Terminal
RCLK
SCLK
Figure B–2. VCLK and SCLK Phase Relationship (Case 2)
相關PDF資料 |
PDF描述 |
|---|---|
| TVP3010M | Video Interface Palette |
| TVP3020-175 | Video Interface PALETTE(視頻接口調(diào)色器) |
| TVP3020-135 | Video Interface PALETTE(視頻接口調(diào)色器) |
| TVP3025-135 | Video Interface PALETTE(三PLL，視頻接口調(diào)色器) |
| TVP3025-175 | Video Interface PALETTE(三PLL，視頻接口調(diào)色器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3010M | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3020 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3020-135MDN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TVP3020-135PCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TVP3020-175MDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
發(fā)布緊急采購，3分鐘左右您將得到回復。