- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385951 > TVP3020-135 (Texas Instruments, Inc.) Video Interface PALETTE(視頻接口調色器) PDF資料下載
參數(shù)資料
| 型號： | TVP3020-135 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface PALETTE(視頻接口調色器) |
| 中文描述： | 視頻接口盒（視頻接口調色器） |
| 文件頁數(shù)： | 46/98頁 |
| 文件大?。?/td> | 582K |
| 代理商： | TVP3020-135 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
2–32
Suppose that a horizontal zoom factor of 2X is then chosen. In that case, the internal dot clock (pixel rate)
changes to 50 MHz, RCLK/SCLK changes to 12.5 MHz, and VCLK remains at 50 MHz. The effect on the
screen is to display half as many pixels horizontally given the same video timing relationships.
It is recommended that the zoom only be changed during vertical retrace. Also, hardware cursor operation
is not recommended.
The horizontal zoom function applies only to the pixel port (P0–63). If the VGA port is enabled
(MCR2 bit 7 = 1), the horizontal zoom function is disabled.
2.9
Test Functions
The Viewpoint palette provides several functions that enable system testing and verification. These are
detailed below.
2.9.1
16-Bit CRC
A 16-bit cyclic redundancy check (CRC) is provided so that video data integrity can be verified at the input
to the DACs. The CRC is updated on the second horizontal sync (either SYSHS or VGAHS) rising edge
during vertical retrace and is only calculated on the active screen area; i.e., active blank stops the
calculation. The CRC can be performed on any of the 24 data lines that enter the DACs and is controlled
by the CRC-control register (CRCC bits 0–4). Values from 0 to 23 may be written to this register to select
between the 24 different DAC data inputs. Value 0 corresponds to DAC data red 0 (LSB), value 7 to red 7
(MSB), value 8 to green 0 (LSB), value 15 to green 7 (MSB), value 16 to blue 0 (LSB), and value 23 to blue
7 (MSB). The 16-bit remainder that is calculated on the individual DAC data line can be read from the
CRCLSB and CRCMSB registers. See Table 2–2 for the indirect register map address. See
Sections 2.16.14 and 2.16.15 for the CRC register bit definitions.
As long as the display pattern for each screen remains fixed, the CRC result should remain constant. If the
CRC result changes, an error condition should be assumed. Since the CRC is calculated using the common
CRC–16 polynomial (X
16
+ X
15
+ X
2
+ 1), the user can calculate and store the CRC remainder for a test
screen in software and compare this to the Viewpoint-calculated CRC remainder to verify data integrity.
2.9.2
Sense Comparator Output and Test Register
The TVP3020 provides a SENSE output to support system diagnostics. SENSE can be used to determine
the presence of the CRT monitor or verify that the RGB termination is correct. SENSE is a logic L if one or
more of the DAC outputs exceeds the internal comparator voltage of 350 mV. The internal 350-mV reference
has a tolerance of
±
50 mV when using an external 1.235-V reference. If the internal voltage reference is
used, the tolerance is higher.
The sense comparators are also integrated with the sense-test register so that the comparison results for
the red, green, and blue comparators can be read independently through the 8-bit microinterface. When the
sense-test register (STR) is read, the results are indicated in the bit positions as shown below.
STR BITS
D7
D6
D5
D4
D3
D2
D1
D0
Data
0
0
0
0
0
R
G
B
where:
R = logic 1 if IOR > 350 mV
G = logic 1 if IOG > 350 mV
B = logic 1 if IOB > 350 mV
D6–D3 are reserved
D7 is disable (logic 1) bit
NOTES: A. D7 can be set to a logic 1 to disable the sense comparison function. At RESET, the sense comparison is
enabled (D7 = logic 0). D6–D3 are reserved. If the sense-test register is written to disable the sense
comparator function, bits D6–D0 need to be set to a logic 0.
B. Both the SENSE output and the sense-test register are latched by the falling edge of the internally sampled
blank signal (SYSBL or VGABL depending on mode). In order to have stable voltage inputs to the
comparators, the frame-buffer inputs should be set up such that data entering the DACs remains
unchanged for a sufficient period of time prior to and after the blank-signal falling edge.
相關PDF資料 |
PDF描述 |
|---|---|
| TVP3025-135 | Video Interface PALETTE(三PLL，視頻接口調色器) |
| TVP3025-175 | Video Interface PALETTE(三PLL，視頻接口調色器) |
| TVP3030-175 | Video Interface PALETTE Exract(1600×1200，24位真彩色視頻接口調色器) |
| TVP3030-220 | Video Interface PALETTE Exract(1600×1200，24位真彩色視頻接口調色器) |
| TVP3030-250 | Video Interface PALETTE Exract(1600×1200，24位真彩色視頻接口調色器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3020-135MDN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TVP3020-135PCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TVP3020-175MDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3020-175PCE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3020-200MDN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。