PRELIMINARY DATA SHEET
VPX 3220 A, VPX 216 B, VPX 3214 C
MICRONAS INTERMETALL
41
4.9. Initial Values on Reset
PIXCLK LOW on Reset
Table of Initial Values
Type
Name
Address
Data
Description
I
2
C
OFIFO
F0
0A
Half full level to 0A
hex
(10
dec
), bus shuffler off
I
2
C
AFEND
33
0D
Video input 2, chroma ADC from Chroma input, clamp off for chroma ADC
I
2
C
IFC
20
03
IF compensation 0 dB/oct
I
2
C
YMAX
E0
FF
Open up all comparators, so that Alpha Key is always true (set)
I
2
C
YMIN
E1
00
I
2
C
UMAX
E2
7F
I
2
C
UMIN
E3
80
I
2
C
VMAX
E4
7F
I
2
C
VMIN
E5
80
I
2
C
CBM_BRI
E6
00
Brightness to 0
I
2
C
CBM_CON
E7
20
Contrast to 1.0, noise shaping 9 to 8 bit via 1 bit rounding
I
2
C
FORMAT
E8
F8
YUV 422, C
r
,C
b
in binary offset, con/bri clamp to 16
dec
, Gamma dither enabled, Alpha
active low, Alpha median filter enabled
I
2
C
OMUX
F1
00
single clock, PIXCLK input, posedge triggered,
HLEN counter disabled
I
2
C
DRIVER_A
F8
12
Port A, PIXCLK, HF# and FE# strength to 2
I
2
C
DRIVER_B
F9
24
Port B, HREF, VREF, PREF and ALPHA strength to 4
I
2
C
OENA
F2
00
All outputs disabled
PIXCLK HIGH on Reset
I
2
C
OFIFO
F0
0B
Half full level to 0B
hex
(11
dec
), bus shuffler off
I
2
C
AFEND
33
0D
Video input 2, chroma ADC from Chroma input, clamp off for chroma ADC
I
2
C
IFC
20
03
IF compensation 0 dB/oct
I
2
C
YMAX
E0
FF
Open up all comparators, so that Alpha Key is always true (set)
I
2
C
YMIN
E1
00
I
2
C
UMAX
E2
7F
I
2
C
UMIN
E3
80
I
2
C
VMAX
E4
7F
I
2
C
VMIN
E5
80
I
2
C
CBM_BRI
E6
00
Brightness to 0
I
2
C
CBM_CON
E7
20
Contrast to 1.0, noise shaping 9- to 8-bit via 1-bit rounding
I
2
C
FORMAT
E8
F8
YUV 422, C
r
,C
b
in binary offset, con/bri clamp to 16
dec
, Gamma dither enabled, Alpha
active low, Alpha median filter enabled
I
2
C
OMUX
F1
08
single clock, PIXCLK output,
HLEN counter disabled
I
2
C
DRIVER_A
F8
12
Port A, PIXCLK, HF# and FE# strength to 2
I
2
C
DRIVER_B
F9
24
Port B, HREF, VREF, PREF and ALPHA strength to 4
I
2
C
OENA
F2
5F
All outputs enabled: synchronize HREF, VREF with PIXCLK