ADVANCE INFORMATION
VPX 322xE
35
Micronas
2.14.2. Sliced VBI Data
The sliced data mode is enabled with bit[1] of FP-RAM
0x138 (vbimode). This mode uses the integrated data
slicer and delivers decoded data samples to the output
ports.
The data slicer provides data packets of a constant size
(filled with dummy bytes). The data packets have a de-
fault size of 64 bytes. To reduce the data rate for text sys-
tems with a smaller number of data bytes, the packet
size can be reduced via FP-RAM 0x139.
During lines within the VBI-window, specified by the user
settings in the corresponding Load-Table, the VPX inter-
nally multiplexes the data slicer packets onto the lumi-
nance and chrominance outputs. Since in the 8-bit out-
put modes (ITU-R656, BStream), the values 0, 254 and
255 are protected, each slicer sample is separated into
two nibbles for transmission. Table 2
–
13 shows the im-
plemented data formats.
In each path, one nibble is transmitted twice. The LSB
is inverted for odd parity. This assures that the values 0
and 255 will not occur (for the detection of embedded
syncs). In the mode with embedded timing event codes,
chrominance data will be limited additionally. No signifi-
cant information will be lost since only bit[0] and bit[1] will
be modified. Figure 2
–
39 shows the timing of data and
reference signals in this mode.
Table 2
–
13:
Splitting of sliced data to luminance and
chrominance output
Bit No.
Word
MSB
LSB
7
6
5
4
3
2
1
0
Slicer
Data
S7
S6
S5
S4
S3
S2
S1
S0
Chroma
Output
S7
S6
S5
S4
S7
S6
S5
S4
Luma
Output
S3
S2
S1
S0
S3
S2
S1
S0
The splitting described above can be disabled by setting
bit[6] in the
‘
format_select
’
register. In this case, the
sliced samples will be transmitted in the luminance path
only. To avoid modification of valid data, the limitation of
luminance data in the 8-bit output modes should be sup-
pressed with bit[8] in the same register (note that lumi-
nance codes will not be protected).
Chrominance
(Port B)
VACT
LLC
D
1 (MSBs)
D
63 (MSBs)
D
64 (MSBs)
Luminance
(Port A)
D
1 (LSBs)
D
63 (LSBs)
D
64 (LSBs)
PIXCLK
Fig. 2
–
39:
Timing during lines with sliced VBI-data (single clock mode)