參數(shù)資料
型號: W25X10BVSNIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 1M X 1 FLASH 2.7V PROM, PDSO8
封裝: 0.150 INCH, GREEN, PLASTIC, SOIC-8
文件頁數(shù): 18/51頁
文件大小: 1632K
代理商: W25X10BVSNIG
W25X10BV/20BV/40BV
Publication Release Date: July 10, 2009
- 25 -
Preliminary -- Revision A
9.2.13 Page Program (02h)
The Page Program instruction allows up to 256 bytes of data to be programmed at previously erased
to all 1s (FFh) memory locations. A Write Enable instruction must be executed before the device will
accept the Page Program Instruction (Status Register bit WEL must equal 1). The instruction is
initiated by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address
(A23-A0) and at least one data byte, into the DIO pin. The /CS pin must be held low for the entire
length of the instruction while data is being sent to the device.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address
bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceed the
remaining page length, the addressing will wrap to the beginning of the page. In some cases, less
than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the
same page. One condition to perform a partial page program is that the number of clocks can not
exceed the remaining page length. If more than 256 bytes are sent to the device the addressing will
wrap to the beginning of the page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS
is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See
AC Characteristics). While the Page Program cycle is in progress, the Read Status Register
instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during
the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit
in the Status Register is cleared to 0. The Page Program instruction will not be executed if the
addressed page is protected by the Block Protect (BP2, BP1, and BP0) bits (see Status Register
Memory Protection table).
Figure 13. Page Program Instruction Sequence Diagram
相關PDF資料
PDF描述
W3EG6467S403D4SG 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA200
W7NCF02GH10CSAEG 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF04GH10CSAADM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF04GH10ISA3FM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF04GH10ISA9HM1G FLASH 3.3V PROM MODULE, XMA50
相關代理商/技術參數(shù)
參數(shù)描述
W25X10BVZPIG 功能描述:IC SPI FLASH 1MBIT 8WSON RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:SpiFlash® 標準包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應商設備封裝:8-MFP 包裝:帶卷 (TR)
W25X10CLSNIG 制造商:Winbond Electronics Corp 功能描述:Flash Serial-SPI 2.5V/3.3V 1Mbit 128K/64K x 8bit/16bit 8ns 8-Pin SOIC 制造商:Winbond Electronics Corp 功能描述:IC FLASH 1MBIT 104MHZ 8SOIC
W25X10CLSNIG TR 制造商:Winbond Electronics Corp 功能描述:SPIFLASH, 1M-BIT, 4KB UNIFORM 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W25X10CLZPIG 制造商:Winbond Electronics Corp 功能描述:IC FLASH 1MBIT 104MHZ 8WSON
W25X10CLZPIG TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 1MBIT 104MHZ 8WSON