- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361790 > W66910 PDF資料下載
參數(shù)資料
| 型號： | W66910 |
| 文件頁數(shù)： | 69/81頁 |
| 文件大?。?/td> | 1058K |
| 代理商： | W66910 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Data Sheet
W66910 PCI ISDN S/T-Controller
Read/Write Address 25H
Publication Release Date:
Feb,2001
Revision 1.0
-69 -
8.2.6 B1_ch Extended Interrupt Mask Register B1_EXIM
Value after reset: FFH
7
6
5
4
RMR
RME
RDOV
Setting the bit to "1" masks the corresponding interrupt source in B1_EXIR register. Masked interrupt status bits are read as zero
when B1_EXIR register is read. They are internally stored and pending until the mask bits are zero.
All the interrupts in B1_EXIR will be masked if the IMASK : B1_EXI bit is set to "1".
3
2
1
0
XFR
XDUN
8.2.7 B1_ch Status Register B1_STAR
Value after reset: 20H
7
6
RDOV
CRCE
RDOV Receive Data Overflow
A "1" indicates that the receive FIFO is overflow. The incoming data overwrote data in the receive FIFO. The overflow condition
will set both the status and interrupt bits. It is recommended that software must read the RDOV bit after reading data from
receive FIFO at RMR or RME interrupt. The software must abort the data and issue a RRST command to reset the receiver if
RDOV=1.
CRCE CRC Error
Used in transparent mode only. This bit indicates the result of frame CRC check:
0 : CRC correct
1 : CRC incorrect
RMB Receive Message Aborted
Used in transparent mode only. A "1" means that a sequence of
≥
seven 1's was received and the frame is aborted by the
B1_HDLC controller. Software must issue RRST command to reset the receiver.
Note
: Bit CRCE is valid only after a RME interrupt and remains valid until the frame is acknowledged via RACK command.
RMB must be polled after a RMR/RME interrupt.
XDOW Transmit Data Overwritten
At least one byte of data has been overwritten in the B1_XFIFO. This bit is cleared only by XRST command.
XBZ Transmitter Busy
The B1_HDLC transmitter is busy when XBZ is read as "1". This bit may be polled. The XBZ bit is active when an XMS
command was issued and the message has not been completely transmitted.
Read
Address 26H
5
4
3
2
1
0
RMB
XDOW
XBZ
相關PDF資料 |
PDF描述 |
|---|---|
| W6692A | TE Mode S/T Controller with PCI 2.2 Interface and ACPT |
| W6692ACD | ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6692ACF | ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6694A | TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | USB Bus ISDN S/T-Controller |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W66910CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:TE Mode ISDN S/T-Controller with Microprocessor Interface |
| W6691CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W6691CP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W6692 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCI Bus ISDN S/T-Controller |
| W6692A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TE Mode S/T Controller with PCI 2.2 Interface and ACPT |
發(fā)布緊急采購，3分鐘左右您將得到回復。