參數(shù)資料
型號: XCF128XFTG64C
廠商: Xilinx Inc
文件頁數(shù): 53/88頁
文件大?。?/td> 0K
描述: IC PROM SRL 128M GATE 64-FTBGA
標準包裝: 1
可編程類型: 系統(tǒng)內(nèi)可編程
存儲容量: 128Mb
電源電壓: 1.7 V ~ 2 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TBGA
供應商設備封裝: 64-TFBGA
包裝: 托盤
產(chǎn)品目錄頁面: 601 (CN2011-ZH PDF)
其它名稱: 122-1578
Platform Flash XL High-Density Configuration and Storage Device
DS617 (v3.0.1) January 07, 2010
Product Specification
57
R
Table 32: Reset and Power-Up AC Characteristics
Symbol
Parameter
Test Condition
Min
Unit
TPLWL
TPLEL
TPLGL
TPLLL
Reset Low to:
Write Enable Low,
Chip Enable Low,
Output Enable Low,
Latch Enable Low
During Program
60
μs
During Erase
60
μs
Other Conditions
60
μs
TPHWL
TPHEL
TPHGL
TPHLL
Reset High to:
Write Enable Low
Chip Enable Low
Output Enable Low
Latch Enable Low
–60
μs
TPLPH(1),(2)
RP Pulse Width
50
ns
TVDHPH
Supply Voltages High to Reset High
0
μs
Notes:
1.
A device reset is possible but not guaranteed if TPLPH < 50 ns.
2.
Sampled only, not 100% tested.
X-Ref Target - Figure 34
Notes:
1.
READY_WAIT requires an external pull-up resistor to VDDQ sufficiently strong to ensure a clean Low-to-High transition within less than TRWRT
when the READY_WAIT pin is released to a high-impedance state.
Figure 34: READY_WAIT AC Waveform
High
W, G, L
Low
E
VDD, VDDQ
RP
READY_WAIT
T
VDHPT
T
RWRT
T
PLPH
T
PLRWL
T
RWL
T
RWRT
T
RWLRWH
T
RWRT
Power-Up
Reset
READY_WAIT
(pulse)
DS617_29_090108
T
PHRWZ
相關(guān)PDF資料
PDF描述
XCF32PFS48C IC PROM SRL 1.8V 32M 48CSBGA
XCR3256XL-7CS280C IC CPLD 256MCELL 3.3V HP 280CSP
XCS10-3VQG100C IC FPGA 5V C-TEMP 100-VQFP
XCV600E-8HQ240C IC FPGA 1.8V C-TEMP 240-HQFP
XCV812E-8FG900C IC FPGA 1.8V C-TEMP 900-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF128XFTG64CES 制造商:Xilinx 功能描述:
XCF12-L4Z1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-L4Z1
XCF12-S1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-S1
XCF13-S1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF13-S1
XCF16P 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs