參數(shù)資料
型號(hào): XCF128XFTG64C
廠商: Xilinx Inc
文件頁(yè)數(shù): 79/88頁(yè)
文件大小: 0K
描述: IC PROM SRL 128M GATE 64-FTBGA
標(biāo)準(zhǔn)包裝: 1
可編程類型: 系統(tǒng)內(nèi)可編程
存儲(chǔ)容量: 128Mb
電源電壓: 1.7 V ~ 2 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TBGA
供應(yīng)商設(shè)備封裝: 64-TFBGA
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 601 (CN2011-ZH PDF)
其它名稱: 122-1578
Platform Flash XL High-Density Configuration and Storage Device
DS617 (v3.0.1) January 07, 2010
Product Specification
80
R
Buffer
Program
in Erase
Suspend
(Cont’d)
Suspend
BP
Suspend
in ES
IS in BP
Suspend
in ES
BP
Suspe
nd in
ES
IS in BP
Suspend in
Erase Suspend
BP
Suspend
in ES
BP
Busy
in
Erase
Suspen
d
Buffer Program Suspend in Erase Suspend
IS in BP
Suspend
in ES
BP Suspend in Erase Suspend
Blank
Check
Setup
Ready (error)
Bl
ank
Chec
k
b
u
sy
Ready (error)
Busy
Blank
Check
busy
IS in
Blank
Check
busy
Blank
Check
busy
IS in Blank
Check busy
Blank Check busy
Lock/CR
Setup in
Erase
Suspend
Erase Suspend (Lock Error)
Erase Suspend
Erase Suspend (Lock Error)
Buffer
EFP
Setup
Ready (error)
BEFP
Busy
Ready (error)
Busy
BEFP Busy(6)
Notes:
1.
CI = Command Interface: CR = Configuration register: BEFP = Buffer Enhanced Factory program: P/E C = Program/Erase controller: IS =
Illegal State: BP = Buffer Program: ES = Erase Suspend.
2.
At power-up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
3.
The two cycle command should be issued to the same bank address.
4.
If the P/E C is active, both cycles are ignored.
5.
The Clear Status Register command clears the SR error bits except when the P/E C. is busy or suspended.
6.
BEFP is allowed only when Status Register bit SR0 is reset to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands
are treated as data.
7.
Buffer Program will fail at this point if any block address is different from the first address.
Table 46: Command Interface States – Modify Table, Next State(1) (Cont’d)
Current CI State
Command Input
Rea
d
Ar
ra
y
(2
)
(FFh
)
Pr
ogram
Setup
(3)(4
)(
10
/40h
)
Bu
ff
er
Pr
o
g
ra
m
(3)(4)
(E8h
)
Bloc
k
Erase
,
Setup
(3)(4)
(
20
h
)
BEF
P
S
e
tup
(80h
)
Blank
Chec
k
Setup
(BCh
)
Eras
e
Confirm
P/E
Resume
,Bloc
k
Unloc
k
Con
fir
m,
BEFP
Co
nfir
m
(3)(4)
(
D0h
)
Blank
Chec
k
confirm
(CBh)
Bu
ff
er
Pr
o
g
ra
m,
Pr
ogram/
Erase
Suspend
(B0h)
Read
Status
Register
(70h
)
Cl
ear
Statu
s
Reg
ister
(5)
(50h
)
Read
E
lectr
o
nic
S
ignature
,Read
CFI
Quer
y
相關(guān)PDF資料
PDF描述
XCF32PFS48C IC PROM SRL 1.8V 32M 48CSBGA
XCR3256XL-7CS280C IC CPLD 256MCELL 3.3V HP 280CSP
XCS10-3VQG100C IC FPGA 5V C-TEMP 100-VQFP
XCV600E-8HQ240C IC FPGA 1.8V C-TEMP 240-HQFP
XCV812E-8FG900C IC FPGA 1.8V C-TEMP 900-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF128XFTG64CES 制造商:Xilinx 功能描述:
XCF12-L4Z1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-L4Z1
XCF12-S1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF12-S1
XCF13-S1 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF13-S1
XCF16P 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs