Introduction
2
March 5 2007 June 2011
SCPS154C
2
Introduction
The Texas Instruments XIO2200A is a single-function PCI Express to PCI local bus translation bridge where
the PCI bus interface is internally connected to a 1394a-2000 open host controller link-layer controller with
a two-port 1394a PHY. When the XIO2200A is properly configured, this solution provides full PCI Express and
1394a functionality and performance.
2.1
Description
The XIO2200A is a single-function PCI Express to PCI translation bridge where the PCI bus interface is
internally connected to a 1394a open host controller link-layer controller with a two-port 1394a PHY. The
PCI-Express to PCI translation bridge is fully compatible with the PCI Express to PCI/PCI-X Bridge
Specification, Revision 1.0. Also, the bridge supports the standard PCI-to-PCI bridge programming model.
The 1394a OHCI controller function is fully compatible with IEEE Standard 1394a-2000 and the latest 1394
Open Host Controller Interface (OHCI) Specification.
For downstream traffic, the PCI Express to PCI translation bridge simultaneously supports up to eight posted
and four nonposted transactions for each enabled virtual channel (VC). For upstream traffic, up to six posted
and four nonposted transactions are simultaneously supported for each VC.
The PCI Express interface supports a x1 link operating at full 250 MB/s packet throughput in each direction
simultaneously. Two independent VCs are supported. The second VC is optimized for isochronous traffic
types and quality-of-service (QoS) applications. Also, the bridge supports the advanced error reporting
capability including ECRC as defined in the PCI Express Base Specification, Revision 1.0a. Supplemental
firmware or software is required to fully utilize both of these features.
Robust pipeline architecture is implemented to minimize system latency across the bridge. If parity errors are
detected, then packet poisoning is supported for both upstream and downstream operations.
Deep FIFOs are provided to buffer 1394 data and accommodate large host bus latencies. The bridge provides
physical write posting and a highly tuned physical data path for SBP-2 performance. The bridge is capable
of transferring data between the PCI Express bus and the 1394 bus at 100M bits/s, 200M bits/s, and 400M
bits/s. The bridge provides two 1394 ports that have separate cable bias (TPBIAS). The bridge also supports
the IEEE Std 1394a-2000 power-down features for battery-operated applications and arbitration
enhancements.
As required by the 1394 Open Host Controller Interface Specification and IEEE Std 1394a-2000, internal
control registers are memory-mapped and nonprefetchable. This configuration header is accessed through
configuration cycles specified by PCI Express, and it provides plug-and-play (PnP) compatibility.
The PHY-layer provides the digital and analog transceiver functions needed to implement a two-port node in
a cable-based 1394 network. Each cable port incorporates two differential line transceivers. The transceivers
include circuitry to monitor the line conditions as needed for determining connection status, for initialization
and arbitration, and for packet reception and transmission. An external 2-wire serial EEPROM interface is
provided to load the global unique ID for the 1394 fabric.
Power management (PM) features include active state link PM, PME mechanisms, the beacon and wake
protocols, and all conventional PCI D-states. If the active state link PM is enabled, then the link automatically
saves power when idle using the L0s and L1 states. PM active state NAK, PM PME, and PME-to-ACK
messages are supported.
Eight general-purpose inputs and outputs (GPIOs), configured through accesses to the PCI Express
configuration space, allow for further system control and customization.
Not Recommended for New Designs