- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11834 > XR88C681P/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF資料下載
參數(shù)資料
| 型號： | XR88C681P/40-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 87/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 標(biāo)準(zhǔn)包裝： | 9 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 1016-1640 XR88C681P/40-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁當(dāng)前第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
86
Rev. 2.11
An Address Byte, however, interrupts all “Slaves” so that
each can examine the received byte to test if it (the
individual slave device) is being addressed. The receiver
of the addressed slave will be enabled and will prepare for
reception of the data bytes that follows. The slaves that
were not addressed will leaves their Receivers disabled,
and will continue to ignore the data bytes that follows.
They will be interrupted again when the next address byte
is transmitted by the “Master Device”.
H.2.2 DUART Multi-Drop Operation
A given channel, within the DUART is programmed into
the Multi-Drop mode by setting MR1n[4:3] = “1, 1”. In this
mode, a transmitted character consists of a START bit,
the programmed number of data bits, the Address/Data
(A/D) flag bit; and the programmed STOP bit length. A/D
= 0 indicates that the character is data, while A/D = 1
identifies it as an address.
Transmitter Operation During Multi-Drop Mode
The user/CPU controls the state of the transmitted
character by programming MR1n[2] of the channel prior
to loading the data bits into the THR. Setting MR1n[2] =
“0” results in A/D = “0” and setting MR1n[2] = “1” results in
A/D = “1”.
Figure 48 presents a procedural flow diagram
for transmitting characters (Address or Data), while in the
Multi-Drop Mode.
START
Invoke the “RESET MR
POINTER” command.
(Write 1xh to appropriate
Command Register)
Set A/D Bit to “0”
(Write xxxxx0xx to MR1n
Register)
Transmit Address
Character to Slave Device.
(Write Character to THRn)
Invoke the “RESET MR
POINTER” command.
(Write 1xh to appropriate
Command Register)
Set A/D Bit to “1”
(Write xxxxx1xx to
MR1n Register)
Transmit Data Character
to Slave Device.
(Write Character to THRn)
No
Yes
Figure 48. A Flow Diargam Depicting a Procedure That Can Be Used to
Transmit Characters in the Multi-Drop Mode
Are there More
Data Characters
to Write to Active
Slave Device?
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27472T16B8PA | CONN RCPT 8POS WALL MT W/PINS |
| MS27473E12F8PA | CONN PLUG 8POS STRAIGHT W/PINS |
| VI-JWH-IW-F3 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681XR101524CNN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101524M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101524N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101528CJJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101528CNN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。