Intel
82801BA ICH2 Datasheet
10-9
IDE Controller Registers (D31:F1)
10.1.14
IDE_CONFIG—IDE I/O Configuration Register
Address Offset:
Default Value:
54h
00h
Attribute:
Size:
R/W
32 bits
5:4
Primary Drive 1 Cycle Time (PCT1)—
R/W. For Ultra ATA mode, the setting of these bits
determines the minimum write strobe cycle time (CT). The DMARDY#-to-STOP (RP) time is also
determined by the setting of these bits.
PCB1 = 0 (33 MHz clk)
PCB1 = 1 (66 MHz clk)
00 = CT 4 clocks, RP 6 clocks 00 = Reserved
01 = CT 3 clocks, RP 5 clocks 01 = CT 3 clocks, RP 8 clocks
10 = CT 2 clocks, RP 4 clocks 10 = CT 2 clocks, RP 8 clocks
11 = Reserved
11 = Reserved
FAST_PCB1 = 1 (133 MHz clk)
00 = Reserved
01 = CT 3 clks, RP 16 clks
10 = Reserved
11 = Reserved
3:2
Reserved.
1:0
Primary Drive 0 Cycle Time (PCT0)—
R/W. For Ultra ATA mode, the setting of these bits
determines the minimum write strobe cycle time (CT). The DMARDY#-to-STOP (RP) time is also
determined by the setting of these bits.
PCB1 = 0 (33 MHz clk)
PCB1 = 1 (66 MHz clk)
00 = CT 4 clocks, RP 6 clocks 00 = Reserved
01 = CT 3 clocks, RP 5 clocks 01 = CT 3 clocks, RP 8 clocks
10 = CT 2 clocks, RP 4 clocks 10 = CT 2 clocks, RP 8 clocks
11 = Reserved
11 = Reserved
FAST_PCB1 = 1 (133 MHz clk)
00 = Reserved
01 = CT 3 clks, RP 16 clks
10 = Reserved
11 = Reserved
Bit
Description
Bit
Description
31:20
Reserved.
19:18
Secondary IDE Signal Mode (SEC_SIG_MODE)
—R/W. These bits are used to control mode of
the Secondary IDE signal pins. These bits should always be set to 00b for desktop
implementations.
00 = Normal (Enabled).
01 = Tri-state (Disabled).
10 = Drive low (Disabled).
11 = Reserved.
17:16
Primary IDE Signal Mode (PRIM_SIG_MODE)
—R/W. These bits are used to control mode of the
Primary IDE signal pins. These bits should always be set to 00b for desktop implementations.
00 = Normal (Enabled).
01 = Tri-state (Disabled).
10 = Drive low (Disabled).
11 = Reserved.
15
Fast Secondary Drive 1 Base Clock (FAST_SCB1)
—R/W. This bit is used in conjuction with the
SCT1 bits to enable/disable Ultra ATA/100 timings for the Secondary Slave drive.
0 = Disable Ultra ATA/100 timing for the Secondary Slave drive.
1 = Enable Ultra ATA/100 timing for the Secondary Slave drive (overrides bit 3 in this register).
14
Fast Secondary Drive 0 Base Clock (FAST_SCB0)
—R/W. This bit is used in conjuction with the
SCT0 bits to enable/disable Ultra ATA/100 timings for the Secondary Master drive.
0 = Disable Ultra ATA/100 timing for the Secondary Master drive.
1 = Enable Ultra ATA/100 timing for the Secondary Master drive (overrides bit 2 in this register).
13
Fast Primary Drive 1 Base Clock (FAST_PCB1)
—R/W. This bit is used in conjuction with the
PCT1 bits to enable/disable Ultra ATA/100 timings for the Primary Slave drive.
0 = Disable Ultra ATA/100 timing for the Primary Slave drive.
1 = Enable Ultra ATA/100 timing for the Primary Slave drive (overrides bit 1 in this register).
Powered by ICminer.com Electronic-Library Service CopyRight 2003