Intel
82801BA ICH2 Datasheet
16-13
Electrical Characteristics
NOTES:
1. A device will time out when any clock low exceeds this value.
2. t137 is the cumulative time a slave device is allowed to extend the clock cycles in one message from the
initial start to stop. If a slave device exceeds this time, it is expected to release both its clock and data lines
and reset itself.
3. t138 is the cumulative time a master device is allowed to extend its clock cycles within each byte of a
message as defined from start-to-ack, ack-to-ack or ack-to-stop.
Table 16-13. IOAPIC Bus Timing
Sym
Parameter
Min
Max
Units
Notes
Fig
t120
APICCD[1:0]# Valid Delay from APICCLK Rising
3.0
12.0
ns
16-3
t121
APICCD[1:0]# Setup Time to APICCLK Rising
8.5
ns
16-4
t122
APICCD[1:0]# Hold Time from APICCLK Rising
3.0
ns
16-4
Table 16-14. SMBus Timing
Sym
Parameter
Min
Max
Units
Notes
Fig
t130
Bus Tree Time Between Stop and Start Condition
4.7
us
16-17
t131
Hold Time after (repeated) Start Condition. After this
period, the first clock is generated.
4.0
us
16-17
t132
Repeated Start Condition Setup Time
4.7
us
16-17
t133
Stop Condition Setup Time
4.0
us
16-17
t134
Data Hold Time
300
ns
16-17
t135
Data Setup Time
250
ns
16-17
t136
Device Time Out
25
35
ms
1
t137
Cumulative Clock Low Extend Time (slave device)
25
ms
2
16-18
t138
Cumulative Clock Low Extend Time (master device)
10
ms
3
16-18
Table 16-15. AC’97 Timing
Sym
Parameter
Min
Max
Units
Notes
Fig
t140
ACSDIN[0:1] Setup to Falling Edge of BITCLK
15
ns
t141
ACSDIN[0:1] Hold from Falling Edge of BITCLK
5
ns
t142
ACSYNC, ACSDOUT valid delay from rising edge of
BITCLK
15
ns
16-3
Table 16-16. LPC Timing
Sym
Parameter
Min
Max
Units
Notes
Fig
t150
LAD[3:0] Valid Delay from PCICLK Rising
2
11
ns
16-3
t151
LAD[3:0] Output Enable Delay from PCICLK Rising
2
ns
16-7
t152
LAD[3:0] Float Delay from PCICLK Rising
28
ns
16-5
t153
LAD[3:0] Setup Time to PCICLK Rising
7
ns
16-4
t154
LAD[3:0] Hold Time from PCICLK Rising
0
ns
16-4
t155
LDRQ[1:0]# Setup Time to PCICLK Rising
12
ns
16-4
t156
LDRQ[1:0]# Hold Time from PCICLK Rising
0
ns
16-4
t157
LFRAME# Valid Delay from PCICLK Rising
2
12
ns
16-3
Powered by ICminer.com Electronic-Library Service CopyRight 2003