82801BA ICH2
Datasheet
vii
5.1.6
5.1.7
LAN Controller (B1:D8:F0)............................................................................5-5
5.2.1
LAN Controller Architectural Overview ............................................5-6
5.2.2
LAN Controller PCI Bus Interface ....................................................5-8
5.2.2.1
Bus Slave Operation.........................................................5-8
5.2.2.2
Bus Master Operation.....................................................5-10
5.2.2.3
PCI Power Management ................................................5-12
5.2.2.4
PCI Reset Signal............................................................5-14
5.2.2.5
Wake-up Events.............................................................5-14
5.2.2.6
Wake on LAN (Preboot Wake-up)..................................5-15
5.2.3
Serial EEPROM Interface ..............................................................5-16
5.2.4
CSMA/CD Unit...............................................................................5-17
5.2.5
Media Management Interface ........................................................5-18
LPC Bridge (w/ System and Management Functions) (D31:F0).................5-19
5.3.1
LPC Interface.................................................................................5-19
5.3.1.1
LPC Cycle Types............................................................5-20
5.3.1.2
Start Field Definition.......................................................5-20
5.3.1.3
Cycle Type / Direction (CYCTYPE + DIR)......................5-21
5.3.1.4
Size.................................................................................5-21
5.3.1.5
SYNC..............................................................................5-21
5.3.1.6
SYNC Time-out ..............................................................5-22
5.3.1.7
SYNC Error Indication....................................................5-22
5.3.1.8
LFRAME# Usage............................................................5-22
5.3.1.9
I/O Cycles.......................................................................5-23
5.3.1.10 Bus Master Cycles..........................................................5-24
5.3.1.11 LPC Power Management ...............................................5-24
5.3.1.12 Configuration and ICH2 Implications..............................5-24
DMA Operation (D31:F0)............................................................................5-25
5.4.1
Channel Priority .............................................................................5-25
5.4.2
Address Compatibility Mode ..........................................................5-26
5.4.3
Summary of DMA Transfer Sizes ..................................................5-26
5.4.4
Autoinitialize...................................................................................5-27
5.4.5
Software Commands .....................................................................5-28
PCI DMA.....................................................................................................5-29
5.5.1
PCI DMA Expansion Protocol........................................................5-29
5.5.2
PCI DMA Expansion Cycles ..........................................................5-31
5.5.3
DMA Addresses.............................................................................5-31
5.5.4
DMA Data Generation....................................................................5-31
5.5.5
DMA Byte Enable Generation........................................................5-32
5.5.6
DMA Cycle Termination.................................................................5-32
5.5.7
LPC DMA.......................................................................................5-32
5.5.8
Asserting DMA Requests...............................................................5-32
5.5.9
Abandoning DMA Requests...........................................................5-33
5.5.10 General Flow of DMA Transfers ....................................................5-34
5.5.11 Terminal Count ..............................................................................5-34
5.5.12 Verify Mode....................................................................................5-34
5.5.13 DMA Request Deassertion ............................................................5-35
5.5.14 SYNC Field / LDRQ# Rules...........................................................5-36
8254 Timers (D31:F0).................................................................................5-37
5.6.1
Timer Programming .......................................................................5-37
5.6.2
Reading from the Interval Timer ....................................................5-38
Standard PCI Bus Configuration Mechanism ..................................5-4
PCI Dual Address Cycle (DAC) Support..........................................5-5
5.2
5.3
5.4
5.5
5.6
Powered by ICminer.com Electronic-Library Service CopyRight 2003