參數(shù)資料
型號： 82845MZ
廠商： INTEL CORP
元件分類： 外設(shè)及接口
英文描述： Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
中文描述： MULTIFUNCTION PERIPHERAL, PBGA593
封裝： 37.50 X 37.50 MM, FCBGA-593
文件頁數(shù)： 114/157頁
文件大小： 1407K
代理商： 82845MZ
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
114
Datasheet
250687-002
R
5.
Functional Description
5.1.
Host Interface Overview
The Intel
845MP/845MZ Chipset MCH-M supports the Mobile Intel Pentium 4 Processor-M at 100-
MHz bus frequency; the address signals run at 200 MT/s for a maximum address queue rate of 50M
addresses/sec. The data is quad pumped and an entire 64B cache line can be transferred in two bus
clocks. At 100-MHz bus frequency, the data signals run at 400 MT/s for a maximum bandwidth of 3.2
GB/s. A 12-deep IOQ is supported by the 845MP/845MZ Chipset.
The Intel
845MP/845MZ Chipset MCH-M supports two outstanding deferred transactions on the system
bus. The two transactions must target different IO interfaces as only one deferred transaction can be
outstanding to any single IO interface at a time.
5.1.1.
Dynamic Bus Inversion
The Intel
845MP/845MZ Chipset MCH-M supports Dynamic Bus Inversion (DBI) when driving, and
when receiving data from the Host Bus. DBI limits the number of data signals that are driven to a low
voltage on each quad pumped data phase. This decreases the power consumption of the MCH-M.
DINV[3:0]# indicates if the corresponding 16 bits of data are inverted on the bus for each quad pumped
data phase:
Table 27. Relation of DBI Bits to Data Bits
DINV[3:0]#
Data Bits
DBI0#
HD[15:0]#
DIBI1#
HD[31:16]#
DBI2#
HD[47:32]#
DBI3#
HD[63:48]#
Whenever the CPU or the MCH-M drives data, each 16-bit segment is analyzed. If more than 8 of the 16
signals would normally be driven low on the bus the corresponding DBI# signal will be asserted and the
data will be inverted prior to being driven on the bus. Whenever the CPU or the MCH-M receives data it
monitors DBI[3:0]# to determine if the corresponding data segment should be inverted.
5.1.2.
System Bus Interrupt Delivery
The Mobile Intel Pentium 4 Processor-M supports System Bus interrupt delivery, but they do not support
the APIC serial bus interrupt delivery mechanism. Interrupt related messages are encoded on the System
Bus as “Interrupt Message Transactions”. In an Intel
845MP/845MZ Chipset platform, System Bus
interrupts may originate from the processor on the System Bus, or from a downstream device on hub
interface, or AGP. In the later case the MCH-M drives the “Interrupt Message Transaction” onto the
System Bus.
相關(guān)PDF資料
PDF描述
82845PE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284A Clock Generator and Driver for 8066, 8088 Processors
8284A-1 Clock Generator and Driver for 8066, 8088 Processors
8284 TWO-OUTPUT LNB SUPPLY AND CONTROL-VOLTAGE REGULATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284611SM 制造商:Thomas & Betts 功能描述:
828461-2 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk
828462-1 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk
828465-000 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180° 制造商:TE Connectivity 功能描述:TXR40AC00-2418AI - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*