- 您現(xiàn)在的位置：買賣IC網 > PDF目錄378217 > 82845MZ (INTEL CORP) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號： | 82845MZ |
| 廠商： | INTEL CORP |
| 元件分類： | 外設及接口 |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA593 |
| 封裝： | 37.50 X 37.50 MM, FCBGA-593 |
| 文件頁數(shù)： | 38/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
38
Datasheet
250687-002
R
3.3.3.
AGP Configuration Mechanism
From the chipset configuration perspective, AGP is seen as a PCI bus interface residing on a Secondary
Bus side of the “virtual” PCI-PCI bridges referred to as the MCH-M Host-AGP bridge. On the Primary
Bus side, the “virtual” PCI-PCI bridge is attached to PCI Bus #0. Therefore, the PRIMARY BUS
NUMBER register is hardwired to “0”. The “virtual” PCI-PCI bridge entity converts Type #1 PCI Bus
Configuration cycles on PCI Bus #0 into Type 0 or Type 1 configuration cycles on the AGP interface.
Type 1 configuration cycles on PCI Bus #0 that have a BUS NUMBER that matches the SECONDARY
BUS NUMBER of the MCH-M’s “virtual” Host-to-PCI_B/AGP bridge will be translated into Type 0
configuration cycles on the AGP interface.
If the Bus Number is non-zero, greater than the value programmed into the SECONDARY BUS
NUMBER register, and less than or equal to the value programmed into the SUBORDINATE BUS
NUMBER register, the MCH-M will generate a Type 1 PCI configuration cycle on AGP.
3.4.
MCH-M Register Introduction
The MCH-M contains two sets of software accessible registers, accessed via the Host CPU I/O address
space:
1. Control registers I/O mapped into the CPU I/O space, which control access to PCI and AGP
configuration space (see section entitled I/O Mapped Registers).
2. Internal configuration registers residing within the MCH-M are partitioned into four logical device
register sets (“l(fā)ogical” since they reside within a single physical device). The first register set is
dedicated to Host-HI Bridge functionality (i.e. DRAM configuration, other chip-set operating
parameters and optional features). The second register block is dedicated to Host-AGP Bridge
functions (controls AGP interface configurations and operating parameters).
The MCH-M supports PCI configuration space accesses using the mechanism denoted as Configuration
Mechanism #1 in the PCI specification.
The MCH-M internal registers (I/O Mapped and Configuration registers) are accessible by the Host
CPU. The registers can be accessed as Byte, Word (16-bit), or Dword (32-bit) quantities, with the
exception of CONFIG_ADDRESS, which can only be accessed as a Dword. All multi-byte numeric
fields use "little-endian" ordering (i.e., lower addresses contain the least significant parts of the field).
Reserved Bits:
Some of the MCH-M registers described in this section contain reserved bits. These bits are labeled
"Reserved”. Software must deal correctly with fields that are reserved. On reads, software must use
appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On
writes, software must ensure that the values of reserved bit positions are preserved. That is, the values of
reserved bit positions must first be read, merged with the new values for other bit positions and then
written back. Note the software does not need to perform read, merge, and write operation for the
configuration address register.
Reserved Registers:
In addition to reserved bits within a register, the MCH-M contains address locations in the configuration
space of the Host-HI Bridge entity that are marked either "Reserved" or “Intel Reserved”. When a
相關PDF資料 |
PDF描述 |
|---|---|
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
| 8284A-1 | Clock Generator and Driver for 8066, 8088 Processors |
| 8284 | TWO-OUTPUT LNB SUPPLY AND CONTROL-VOLTAGE REGULATOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
| 828462-1 | 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk |
| 828465-000 | 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180° 制造商:TE Connectivity 功能描述:TXR40AC00-2418AI - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。