- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845MZ (INTEL CORP) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號： | 82845MZ |
| 廠商： | INTEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA593 |
| 封裝： | 37.50 X 37.50 MM, FCBGA-593 |
| 文件頁數(shù)： | 81/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當(dāng)前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
81
R
3.7.35.
ERRSTS – Error Status Register – Device #0
Address Offset:
Default Value:
Access:
Size:
C8-C9h
0000h
Read Only, Read/Write Clear
16 bits
This register is used to report various error conditions via the hub interface messages to ICH3-M. An
SERR, SMI, or SCI error message may be generated via the hub interface A on a zero to one transition of
any of these flags when enabled in the PCICMD/ERRCMD, SMICMD, or SCICMD registers
respectively. These bits are set regardless of whether or not the SERR is enabled and generated.
Bit
Description
15:10
Reserved
9
LOCK to non-DRAM Memory Flag (LCKF):
When this bit is set it indicates that a host initiated
LOCK cycle targeting non-DRAM memory space occurred. Software must write a “1” to clear this
status bit.
8:7
Reserved
6
SERR on hub interface A Target Abort (TAHLA):
When this bit is set, the MCH-M has detected that
an MCH-M originated hub interface A cycle was terminated with a Target Abort completion packet or
special cycle. Software must write a “1” to clear this bit.
5
MCH-M Detects Unimplemented hub interface Special Cycle (HIAUSC):
When this bit is set the
MCH-M detected an Unimplemented Special Cycle on the hub interface. Software must write a “1” to
clear this bit.
4
AGP Access Outside of Graphics Aperture Flag (OOGF):
When this bit is set it indicates that an
AGP access occurred to an address that is outside of the graphics aperture range. Software must
write a 1 to clear this status bit.
3
Invalid AGP Access Flag (IAAF):
When this bit is set to 1 it indicates that an AGP access was
attempted outside of the graphics aperture and either to the 640k-1M range or above top of the
memory or illegal aperture access. Software must write a 1 to clear this status bit.
2
Invalid Graphics Aperture Translation Table Entry (ITTEF):
When this bit is set to 1 it indicates
that an invalid translation table entry was returned in response to an AGP access to the graphics
aperture. Software must write a 1 to clear this bit.
1
Multiple-bit DRAM ECC Error Flag (DMERR):
If this bit is set to 1, a memory read data transfer had
an uncorrectable multiple-bit error. When this bit is set the address and device number that caused
the error are logged in the EAP register. Software uses bits [1:0] to detect whether the logged error
address is for Single or Multiple-bit error. Once software completes the error processing, a value of ‘1’
is written to this bit field to clear the value (back to 0) and unlock the error logging mechanism.
0
Single-bit DRAM ECC Error Flag (DSERR):
If this bit is set to 1, a memory read data transfer had a
single-bit correctable error and the corrected data was sent for the access. When this bit is set the
address, channel number, and device number that caused the error are logged in the EAP register.
Once this bit is set the EAP, CN, DN, and ES fields are locked to further single bit error updates until
the processor clears this bit by writing a 1. Software must write a “1” to clear this bit and unlock the
error logging mechanism.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
| 8284A-1 | Clock Generator and Driver for 8066, 8088 Processors |
| 8284 | TWO-OUTPUT LNB SUPPLY AND CONTROL-VOLTAGE REGULATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
| 828462-1 | 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk |
| 828465-000 | 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180° 制造商:TE Connectivity 功能描述:TXR40AC00-2418AI - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。