- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82865G (Intel Corp.) Intel 865G/865GV Graphics and Memory Controller Hub PDF資料下載
參數(shù)資料
| 型號： | 82865G |
| 廠商： | Intel Corp. |
| 英文描述： | Intel 865G/865GV Graphics and Memory Controller Hub |
| 中文描述： | 英特爾865G/865GV圖形和內(nèi)存控制器中樞 |
| 文件頁數(shù)： | 46/249頁 |
| 文件大?。?/td> | 3540K |
| 代理商： | 82865G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁
Intel
82865G/82865GV GMCH Datasheet
47
Register Description
Register Description
3
The GMCH contains two sets of software accessible registers, accessed via the host processor I/O
address space:
Control registers that are I/O mapped into the processor I/O space control access to PCI and
AGP configuration space.
Internal configuration registers residing within the GMCH are partitioned into three logical
device register rests (“l(fā)ogical” since they reside within a single physical device). The first
register set is dedicated to Host-Hub Interface functionality (controls PCI bus #0 operations
including DRAM configuration, other chipset operating parameters, and optional features).
The second register block is dedicated to Host-AGP/PCI_B Bridge functions (controls AGP/
PCI_B interface configurations and operating parameters). The third register block is
dedicated to the Integrated Graphics Device (IGD).
This configuration scheme is necessary to accommodate the existing and future software
configuration model supported by Microsoft where the host bridge functionality will be supported
and controlled via dedicated and specific driver and virtual PCI-to-PCI bridge functionality will be
supported via standard PCI bus enumeration configuration software. The term “virtual” is used to
designate that no real physical embodiment of the PCI-to-PCI bridge functionality exists within the
GMCH, but that GMCH’s internal configuration register sets are organized in this particular
manner to create that impression to the standard configuration software.
The GMCH supports PCI configuration space accesses using the mechanism denoted as
Configuration Mechanism 1 in the PCI specification. The GMCH internal registers (both I/O
mapped and configuration registers) are accessible by the host processor. The registers can be
accessed as Byte, Word (16-bit), or DWord (32-bit) quantities, with the exception of
CONFIG_ADDRESS which can only be accessed as a DWord. All multi-byte numeric fields use
“l(fā)ittle-endian” ordering (i.e., lower addresses contain the least significant parts of the field).
3.1
Register Terminology
Term
Description
RO
Read Only
. If a register is read only, writes to this register have no effect.
R/W
Read/Write
. A register with this attribute can be read and written.
R/W/L
Read/Write/Lock
. A register with this attribute can be read, written, and Locked.
R/WC
Read/Write Clear
. A register bit with this attribute can be read and written. However, a
write of a 1 clears (sets to 0) the corresponding bit and a write of a 0 has no effect.
R/WO
Read/Write Once.
A register bit with this attribute can be written to only once after power
up. After the first write, the bit becomes read only.
L
Lock.
A register bit with this attribute becomes Read Only after a lock bit is set.
Reserved Bits
Some of the GMCH registers described in this section contain reserved bits. These bits
are labeled “Reserved”. Software must deal correctly with fields that are reserved. On
reads, software must use appropriate masks to extract the defined bits and not rely on
reserved bits being any particular value. On writes, software must ensure that the values
of reserved bit positions are preserved. That is, the values of reserved bit positions must
first be read, merged with the new values for other bit positions and then written back.
Note that software does not need to perform a read-merge-write operation for the
Configuration Address (CONFIG_ADDRESS) register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82865GV | Intel 865G/865GV Graphics and Memory Controller Hub |
| 8288 | Bus Controller for SAB 8086 Family Processors |
| 828 | 2 X 2 8-Pole Filters |
| 8291A | GPIB TALKER/LISTENER |
| 829B | SILICON 28V HYPERABRUPT VARACTOR DIODES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82865GV | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 865G/865GV Graphics and Memory Controller Hub |
| 82865N | 功能描述:HEX DIE 5/8-11 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1 |
| 828661-1 | 功能描述:汽車連接器 25P JUN-TIMER CONN RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點電鍍:Nickel |
| 828662-1 | 制造商:TE Connectivity 功能描述:CONN TIMER CONN M 16 POS 5MM SLDR ST TH - Bulk 制造商:TE Connectivity 功能描述:16P JUN-TIMER STECK 制造商:TE Connectivity 功能描述:Conn Timer Connector M 16 POS 5mm Solder ST Thru-Hole |
| 82866N | 功能描述:HEX DIE 5/8-18 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。