參數(shù)資料
型號: 82865G
廠商: Intel Corp.
英文描述: Intel 865G/865GV Graphics and Memory Controller Hub
中文描述: 英特爾865G/865GV圖形和內(nèi)存控制器中樞
文件頁數(shù): 47/249頁
文件大小: 3540K
代理商: 82865G
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁
48
Intel
82865G/82865GV GMCH Datasheet
Register Description
3.2
Platform Configuration Structure
In some previous chipsets, the GMCH and the I/O Controller Hub (ICHx) were physically
connected by PCI bus 0. From a configuration standpoint, both components appeared to be on PCI
bus 0, which was also the system’s primary PCI expansion bus. The GMCH contained two PCI
devices while the ICHx bridge was considered one PCI device with multiple functions.
In the 865G chipset platform, the configuration structure is significantly different. The GMCH and
the ICH5 are physically connected by a hub interface (HI); thus, from a configuration standpoint,
HI is logically PCI bus 0. As a result, all devices internal to the GMCH and ICH5 appear to be on
PCI bus 0. The system’s primary PCI expansion bus is physically attached to ICH5 and, from a
configuration perspective, appears to be a hierarchical PCI bus behind a PCI-to-PCI bridge;
therefore, it has a programmable PCI Bus number. Note that the primary PCI bus is referred to as
PCI_A in this document and is
not
PCI bus 0 from a configuration standpoint. The AGP appears to
system software to be a real PCI bus behind PCI-to-PCI bridges resident as devices on PCI bus 0.
The GMCH contains four PCI devices within a single physical component. The configuration
registers for the four devices are mapped as devices residing on PCI bus 0.
Device 0:
Host-HI Bridge/DRAM Controller. Logically this appears as a PCI device residing
on PCI bus 0. Physically, Device 0 contains the standard PCI registers, SDRAM registers, the
Graphics Aperture controller, configuration for HI, and other GMCH specific registers.
Device 1:
Host-AGP Bridge. Logically this appears as a “virtual” PCI-to-PCI bridge residing
on PCI bus 0. Physically, Device 1 contains the standard PCI-to-PCI bridge registers and the
standard AGP/PCI configuration registers (including the AGP I/O and memory address
mapping).
Device 2:
Integrated Graphics Controller. Logically this appears as a PCI device residing on
PCI bus 0. Physically, Device 2 contains the configuration registers for 3D, 2D, and display
functions.
Device 3:
Communications Streaming Architecture (CSA) Port. Appears as a virtual PCI-CSA
(PCI-to-PCI) bridge device
Device 6:
Function 0: Overflow Device. The sole purpose of this device is to provide
additional configuration register space for Device 0.
Reserved
Registers
In addition to reserved bits within a register, the GMCH contains address locations in the
configuration space of the Host-HI Bridge entity that are marked either “Reserved” or
“Intel Reserved”. The GMCH responds to accesses to reserved address locations by
completing the host cycle. When a reserved register location is read, a zero value is
returned. (reserved registers can be 8, 16, or 32 bits in size). Writes to reserved registers
have no effect on the GMCH.
Caution:
Register locations that are marked as “Intel Reserved” must
not
be modified
by system software. Writes to “Intel Reserved” register locations may cause
system failure. Reads to “Intel Reserved” register locations may return a non-
zero value.
Default Value
upon a Reset
Upon a reset, the GMCH sets all of its internal configuration registers to predetermined
default states. Some register values at reset are determined by external strapping
options. The default state represents the minimum functionality feature set required to
successfully bring up the system. Hence, it does not represent the optimal system
configuration. It is the responsibility of the system initialization software (usually BIOS) to
properly determine the SDRAM configurations, operating parameters and optional
system features that are applicable, and to program the GMCH registers accordingly.
Term
Description
相關(guān)PDF資料
PDF描述
82865GV Intel 865G/865GV Graphics and Memory Controller Hub
8288 Bus Controller for SAB 8086 Family Processors
828 2 X 2 8-Pole Filters
8291A GPIB TALKER/LISTENER
829B SILICON 28V HYPERABRUPT VARACTOR DIODES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82865GV 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 865G/865GV Graphics and Memory Controller Hub
82865N 功能描述:HEX DIE 5/8-11 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1
828661-1 功能描述:汽車連接器 25P JUN-TIMER CONN RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel
828662-1 制造商:TE Connectivity 功能描述:CONN TIMER CONN M 16 POS 5MM SLDR ST TH - Bulk 制造商:TE Connectivity 功能描述:16P JUN-TIMER STECK 制造商:TE Connectivity 功能描述:Conn Timer Connector M 16 POS 5mm Solder ST Thru-Hole
82866N 功能描述:HEX DIE 5/8-18 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1