- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁(yè)數(shù)： | 126/205頁(yè) |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-16 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)當(dāng)前第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
Table 10-18.
Index 63H----High Performance Refresh (continued)
Bit
Name
Description
4-3
Hidden Refresh
Timing
Adjusts hidden refresh timing according to CPU speed. Refresh timing
during HLDA is not affected.
00 = Reserved
01 = 16MHz CPU speed (default)
10 = 20MHz or 25MHz CPU speed
11 = Reserved
2
Refresh Delay
Enables extra delay from one refresh to the next when an add-on card bus
master holds -REF active long enough to cause multiple back-to-back
refresh cycles. As in a PC/AT, refresh address remains the same for each
subsequent refresh cycle occurring while -REF remains continuously
asserted.
0 = One microsecond delay from -XMEMR active to next -XMEMR active
for multiple refresh in Master mode (default)
1 = No delay added; same timing as in revision 1.
Normally, this bit should remain zero to prevent subsequent refreshes
from starting prematurely when a Master keeps -REF asserted longer than
necessary for one refresh cycle (or when -REF has unusually long rise time
due to insufficient pull-up resistance).
1
----
Reserved. Write as 0.
0
Write Through
Disable
In cache-based SCATsx systems, memory writes normally go directly to
DRAM without any delay as compared to non-cache systems; local memory
writes cannot be ‘‘claimed’’ by the cache controller. This bit changes
memory write protocol so that memory writes can be claimed by external
logic i.e., no write cycle performed in memory. In a cache-based system,
this feature generally will be useful only for diagnostic purposes. This
features may also be useful in certain high-performance, non-cache systems
that rely on dynamic cycle claiming on writes as well as reads.
0 = Normal write-through protocol (default); no early wait state
1 = Write-through disable; writes can be externally claimed; early wait state
inserted.
Only local memory writes are affected by this bit. Local memory reads and
all AT bus memory or I/O accesses are already subject to cycle claiming
(ICR 41H bits 5 and 6). If this bit is set to one, ICR 41H bit 5 or 6 (or both)
should also be set to one.
For timing reasons, hidden refresh mode of Index 63H requires that the CPU operate
exclusively in nonpipelined mode; the -NA signal to the CPU must be held high
continuously. The -NA output from SCATsx is not affected (if SCATsx is programmed
for -STCYC mode on the NA/STCYC pin, the -STCYC pulse is delayed until the hidden
refresh is complete).
The CPU address bus remains available to the CPU during hidden refresh, so AT bus
refresh must either be turned off (see bit 5 in ICR 63H) or the AT bus refresh address
must be provided by other external logic. The 82C835A cache controller is designed to
provide the AT bus refresh address during hidden refresh. SCATsx continues to generate
-REF and -XMEMR during hidden refresh if AT bus refresh is enabled, and the 82C835
can be programmed to use these signals to generate the AT bus refresh address.
I
Configuration Registers
82C386 CHIPSet Data Sheet
10-14
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。