- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 138/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁當(dāng)前第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
CPU accesses to the AT bus, whether memory or I/O, read or write, can be ‘‘claimed’’
by external logic using the Early READY or LBA modes. If either of these modes is
enabled, but an AT bus access is not claimed by external logic, the 82C836 will perform
a normal AT bus cycle as shown in the diagram, except for one minor timing difference:
one additional PROCCLK cycle is inserted in the delay from mid-TS to ALE. In effect,
the 82C836 waits unit the end of TS insead of the middle to decide whether or not it
should perform an AT bus cycle.
SDIRL and SDIRH typically are either both low or both high. During DMA or Master
cycles, however, byte swapping may require one of these signals to be low while the
other remains high. The default state during bus idle periods is both signals high.
-8042CS and -RTCCS (MFP5 with external RTC), if asserted, follow -LOMEGCS
timing; namely, they are updated at the start of each TS and remain latched until the next
TS state or HLDA assertion.
Interrupt Acknowledge cycles are treated as I/O reads from an 8-bit resouce, except that
ALE and command are not generated, and the read data is an interrupt vector number
originating from the interrupt controller section of the 82C836.
Halt cycles result in assertion of -READY, but no command is generated on the AT bus.
Shutdown cycles result in the assertion of both -READY and CPURST. Shutdown is
used intentionally by some software programs, especially on 80286-based systems, to
trigger a CPU reset and thereby bring the CPU out of protected mode. CPU reset doesn’t
necessarily result in system reboot; in AT-compatible architectures, certain designated
locations in CMOS RAM are used by the BIOS to determine how the BIOS will respond
to the CPU reset. The BIOS can be instructed to return control to a resident real mode
program rather than reboot the operating system.
Other than shutdown, the conditions causing the 82C836 to reset the CPU include:
Fast CPU reset via port 92H (PS/2 compatible).
CPU reset via the 8042 keyboard controller (AT-compatible).
Hardware system reset via PWRGOOD (also causes XRST).
Memory write operations to an area programmed as EPROM (-ROMCS) result in write
cycles on the AT bus. -XMEMW is generated. -ROMCS remains inactive (high) during
write operations.
Memory writes to write-protected shadow RAM go nowhere i.e., normal DRAM write
timing is followed except -CAS is suppressed. No cycle is generated on the AT bus.
-MEMCS16 and -IOCS16 Timing
Figure 11-4 describes the timing relationships for -MEMCS16 and -IOCS16. In most
AT-compatible architectures, -MEMCS16 will be an unlatched decode of the high-order
unlatched address bits, UA17-23. Similary, -IOCS16 will be an unlatched decode of the
latched address bits, SA0-19 (possibly gated with the I/O command signal).
I
CPU Access to AT-Bus
System Timing Relationships
11-6
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。