- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 141/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁當前第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
-NA/-STCYC Timing
Figure 11-3 shown earlier identifies all possible timing relationships for the
-NA/-STCYC output from the 82C836. If -NA mode has been selected (via the
-DACK3 strap option), the default state of -NA during idle periods is low. -NA is
sampled by the CPU at the middle of T2 or T1P.
If the 82C836 -NA output is connected to the CPU -NA input and -NA is high during a
bus cycle, the CPU will operate in nonpipelined mode during the cycle, and the cycle
ends with a T2 state, not T2P. -NA always goes low at the end of the final T2 of each
cycle. It goes high again if needed as the start of the next T2 after T1.
If -NA stays low during a cycle, it will go high if needed at the start of the next TS (T1P
or first T2 after T1).
If the 82C836 -NA output is not connected to the CPU -NA input, then it is possible for
the CPU to remain in pipelined mode even though the 82C836 -NA output is high. In
this case, -NA still goes low at the end of the final T2P, but it may go high again at the
middle of the following T1P. Thus, there is a guaranteed low time of one PROCCLK on
the 82C836 -NA output, which allows it to remain usable as an address latch enable
signal (-ADRL).
If the -STCYC mode is selected instead of -NA, then the CPU -NA input must be tied
high or low or controlled externally, and external latches (74F543 or equivalent) must
be used between the CPU address bus and -SA bus. As shown in the diagram, -STCYC
goes low during the first half of each TS, thereby signalling external devices that a bus
cycle is starting. This timing also allows -STCYC to function as an address latch enable
for the A0-23 to -SA bus latches.
The -NA/-STCYC output is forced low when HLDA is high. This is redundant in the
-NA mode, since -NA is low between CPU bus cycles in any case. In -STCYC mode,
forcing -STCYC low causes the -SA bus address latches (if used) to become transparent
while HLDA is asserted, thereby allowing DMA and refresh addresses to pass through
(master addresses flow through in the opposite direction and are not latched by -ADRL.
In -NA mode, the -NA output operates as a ‘‘local memory hit’’ indicator. Low on -NA at
mid-TS indicates that the 82C836 has detected a CPU read or write to local DRAM. In
all other cases, -NA is high at mid-TS. Depending on CPU address delay and the exact
address decoding path taken through the 82C836, it is possible for -NA to glitch
momentarily at the start of TS if -NA was low during the preceeding bus cycle. As long
as CPU address delay is within CPU specifications, -NA will be stable and valid by the
middle of TS, where the CPU samples it.
The duty cycle of -ADS provides a quick indication of whether or not the CPU is
operating in pipeline mode. If -ADS goes back low at any time during a bus cycle before
the end of -READY, the CPU has entered the pipeline state (T2P) and the next T-state
after READY will always be T1P, never T1 or TH. On the other hand, if -ADS is still
high when -READY is asserted, the next T-state after READY will be T1, TI or TH, but
never T1P. If a bus cycle ends in a nonpipelined state (T2), the only way the CPU can
get back into the pipeline state (T2P) is to go through T1 and at least one T2 first.
-NA/-STCYC operation and timing are unaffected by ‘‘cycle claiming’’ in the Early
READY or LBA modes. The state of -NA at mid-TS still indicates whether or not the
82C836 detected a CPU memory access at an address that resides in local DRAM.
System Timing Relationships
CPU Access to AT-Bus
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
11-9
相關PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。