- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 162/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁當(dāng)前第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
Hidden Refresh (PROCCLK-Based, No HLDA)
Figure 11-17 shows hidden refresh timing. In hidden refresh, the CPU is allowed to
continue operating during refresh cycles. HOLD and HLDA are not used. Obviously,
the CPU cannot be allowed to access local memory or the AT bus during refresh. So,
the main usefulness of hidden refresh is in cache based systems to allow cache read hits
to continue during refresh. The basic protocol for hidden refresh is as follows:
If a CPU cycle is already in progress when the 82C836 needs to perform a refresh
cycle, the 82C836 waits for the CPU cycle to end (indicated by -READY). If no CPU
cycle is in progress (-READY has occurred but no new -ADS yet), the hidden refresh
cycle can begin immediately.
The 82C836B asserts ALE throughout the hidden refresh cycle.
Two PROCCLK cycles after ALE goes high, -REF and -LOMEGCS go low. -CAS
goes low on the same PROCCLK edge as -REF. The delay from ALE to -REF allows
time for CAS precharge when using CAS-before-RAS refresh.
After additional delay, -XMEMR and -RAS go low for a few PROCCLKs, then back
high. The 82C836 provides the refresh address for the DRAMs using MA0-10, but
other external logic must provide the refresh address for the AT bus.
As in HLDA based CAS-before-RAS refresh cycles, -MWE goes high while -CAS
is low.
A few PROCCLKs after the end of -XMEMR, -REF goes high.
Finally, after further delay, ALE goes low. If the CPU attempted to start a local
memory or AT bus access during the hidden refresh cycle, CPU wait states are
inserted as needed to allow the refresh to complete. When ALE goes low, the waiting
CPU cycle is allowed to proceed. The T1 state for the waiting CPU can overlap the
hidden refresh cycle, but the normal T2 states begin after ALE goes low. For
example, Figure 11-17 shows a local memory write being delayed until the end of the
hidden refresh. -RAS goes low for the memory write in the middle of the first T-state
after the end of the hidden refresh.
Since hidden refresh is useful only in cache-based systems, which must use nonpipeline
mode, hidden refresh is designed to work in nonpipeline mode only.
-MWE needs to go high during CAS-before-RAS refresh to prevent the DRAMs from
going into Test mode. This is incompatible with the use of MD buffers if -MWE is used
as the direction control for the buffers; a high logic level on -MWE would cause the MD
buffers to drive the CPU local data bus, interfering with cache read hit activity. Thus, in
a cache-based system using hidden refresh, MD buffers should not be used. Worst case
system timing and loading analysis shows that MD buffers aren’t needed in any case, in
any cache or non-cache configuration; worst-case system timing margins are better
without MD buffers.
I
CPU Access to AT-Bus
System Timing Relationships
11-30
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。