- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19505 > ADSP-21371KSWZ-2B (Analog Devices Inc)IC DSP 32BIT 266MHZ 208-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21371KSWZ-2B |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/48頁 |
| 文件大小： | 0K |
| 描述： | IC DSP 32BIT 266MHZ 208-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標準包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | DAI，DPI |
| 時鐘速率： | 266MHz |
| 非易失內(nèi)存： | ROM（512 kB） |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 208-LQFP-EP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-21371
Note the definitions of various clock periods shown in Table 12
which are a function of CLKIN and the appropriate ratio con
trol shown in Table 11.
Table 11. ADSP-21371 CLKOUT and CCLK Clock
Generation Operation
Timing
Requirements
CLKIN
CCLK
Description
Input Clock
Core Clock
Calculation
1/tCK
1/tCCLK
Table 12. Clock Periods
Timing
Requirements
Description1
tCK
CLKIN Clock Period
tCCLK
(Processor) Core Clock Period
tPCLK
(Peripheral) Clock Period = 2 × tCCLK
tSCLK
Serial Port Clock Period = (tPCLK) × SR
tSDCLK
SDRAM Clock Period = (tCCLK) × SDR
tSPICLK
SPI Clock Period = (tPCLLK) × SPIR
1 where:
SR = serial port-to-core clock ratio (wide range, determined by SPORT CLKDIV
bits in DIVx register)
SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPIBAUD register
setting)
SDR=SDRAM-to-Core Clock Ratio (Values determined by bits 20-18 of the
PMCTL register)
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times. See
Figure 36 on Page 44 under Test Conditions for voltage refer
ence levels.
Switching Characteristics specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char
acteristics describe what the processor will do in a given
circumstance. Use switching characteristics to ensure that any
timing requirement of a device connected to the processor (such
as memory) is satisfied.
Timing Requirements apply to signals that are controlled by cir
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Rev. 0
|
Page 18 of 48
|
June 2007
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RCM10DTKN-S288 | CONN EDGECARD 20POS .156 EXTEND |
| ACM36DSXH | CONN EDGECARD 72POS DIP .156 SLD |
| GA355DR7GB153KY02L | CAP CER 0.015UF 250V 10% 2220 |
| RCM10DTKH-S288 | CONN EDGECARD 20POS .156 EXTEND |
| ADSP-BF536BBCZ-4A | IC DSP CTLR 16BIT 182CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21371KSWZ-2B2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2BX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21371KSZ-2A | 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays |
| ADSP-21371KSZ-2B | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays |
| ADSP-21371KSZ-2BX | 制造商:Analog Devices 功能描述:DSP SHARC ADSP-21371 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。