- 您現(xiàn)在的位置：買賣IC網 > PDF目錄19505 > ADSP-21371KSWZ-2B (Analog Devices Inc)IC DSP 32BIT 266MHZ 208-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21371KSWZ-2B |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 32BIT 266MHZ 208-LQFP |
| 產品培訓模塊： | SHARC Processor Overview |
| 標準包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點 |
| 接口： | DAI，DPI |
| 時鐘速率： | 266MHz |
| 非易失內存： | ROM（512 kB） |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-LQFP 裸露焊盤 |
| 供應商設備封裝： | 208-LQFP-EP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-21371
Serial Ports
To determine whether communication is possible between two
Serial port signals (SCLK, FS, Data Channel A, Data Channel B)
devices at clock speed n, the following specifications must be
are routed to the DAI_P20–1 pins using the SRU. Therefore, the
confirmed: 1) frame sync delay and frame sync setup and hold,
timing specifications provided below are valid at the
2) data delay and data setup and hold, and 3) SCLK width.
DAI_P20–1 pins.
Table 27. Serial Ports—External Clock
Parameter
Min
Max
Unit
Timing Requirements
tSFSE
1
FS Setup Before SCLK
(Externally Generated FS in either Transmit or Receive Mode)
2.5
ns
tHFSE
1
FS Hold After SCLK
(Externally Generated FS in either Transmit or Receive Mode)
2.5
ns
tSDRE
1
Receive Data Setup Before Receive SCLK
2.5
ns
tHDRE
1
Receive Data Hold After SCLK
2.5
ns
tSCLKW
SCLK Width
10
ns
tSCLK
SCLK Period
20
ns
Switching Characteristics
tDFSE
2
FS Delay After SCLK
(Internally Generated FS in either Transmit or Receive Mode)
10.5
ns
tHOFSE
2
FS Hold After SCLK
(Internally Generated FS in either Transmit or Receive Mode)
2
ns
tDDTE
2
Transmit Data Delay After Transmit SCLK
11
ns
tHDTE
2
Transmit Data Hold After Transmit SCLK
2
ns
1 Referenced to sample edge.
2 Referenced to drive edge.
Table 28. Serial Ports—Internal Clock
Parameter
Min
Max
Unit
Timing Requirements
tSFSI
1
FS Setup Before SCLK
(Externally Generated FS in either Transmit or Receive Mode)
tHFSI
1
FS Hold After SCLK
(Externally Generated FS in either Transmit or Receive Mode)
tSDRI
1
Receive Data Setup Before SCLK
tHDRI
1
Receive Data Hold After SCLK
Switching Characteristics
tDFSI
2
FS Delay After SCLK (Internally Generated FS in Transmit Mode)
tHOFSI
2
FS Hold After SCLK (Internally Generated FS in Transmit Mode)
tDFSIR
2
FS Delay After SCLK (Internally Generated FS in Receive Mode)
tHOFSIR
2
FS Hold After SCLK (Internally Generated FS in Receive Mode)
tDDTI
2
Transmit Data Delay After SCLK
tHDTI
2
Transmit Data Hold After SCLK
tSCKLIW
Transmit or Receive SCLK Width
7
2.5
7
2.5
–1.0
0.5tSCLK – 2
4
10.7
3.6
0.5tSCLK + 2
ns
1 Referenced to the sample edge.
2 Referenced to drive edge.
Rev. 0
|
Page 29 of 48
|
June 2007
相關PDF資料 |
PDF描述 |
|---|---|
| RCM10DTKN-S288 | CONN EDGECARD 20POS .156 EXTEND |
| ACM36DSXH | CONN EDGECARD 72POS DIP .156 SLD |
| GA355DR7GB153KY02L | CAP CER 0.015UF 250V 10% 2220 |
| RCM10DTKH-S288 | CONN EDGECARD 20POS .156 EXTEND |
| ADSP-BF536BBCZ-4A | IC DSP CTLR 16BIT 182CSPBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21371KSWZ-2B2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371KSWZ-2BX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-21371KSZ-2A | 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays |
| ADSP-21371KSZ-2B | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays |
| ADSP-21371KSZ-2BX | 制造商:Analog Devices 功能描述:DSP SHARC ADSP-21371 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。