- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366545 > AM5X86 (Advanced Micro Devices, Inc.) High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器) PDF資料下載
參數(shù)資料
| 型號： | AM5X86 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器) |
| 中文描述： | 高性能設(shè)計的片上集成完整的32位架構(gòu)Micrprocessor（高性能單片32位微處理器） |
| 文件頁數(shù)： | 19/67頁 |
| 文件大?。?/td> | 1201K |
| 代理商： | AM5X86 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
Am5
X
86 Microprocessor
19
AMD
PRELIMINARY
hanced system support because the cache may contain
data that is not identical to data in main memory at the
same address location.
4.5
The Am5
X
86 microprocessor family write-back cache
coherency protocol reduces bus activity while maintain-
ing data coherency in a multimaster environment. The
cache coherency protocol offers the following advan-
tages:
Write-Back Cache Protocol
I
No unnecessary bus traffic. The protocol dynamical-
ly identifies shared data to the granularity of a cache
line. This dynamic identification ensures that the traf-
fic on the external bus is the minimum necessary to
ensure coherency.
I
Software-transparent. Because the protocol gives
the appearance of a single, unified memory, soft-
ware does not have to maintain coherency or identify
shared data. Application software developed for a
system without a cache can run without modification.
Software support is required only in the operating
system to identify non-cacheable data regions.
The Am5
X
86 microprocessor family implements a mod-
ified MESI protocol on systems with write-back cache
support. MESI allows a cache line to exist in four states:
modified, exclusive, shared, and invalid. The Am5
X
86
microprocessor family allocates memory in the cache
due to a read miss. Write allocation is not implemented.
To maintain coherency between cache and main mem-
ory, the MESI protocol has the following characteristics:
I
The system memory is always updated during a
snoop when a modified line is hit.
I
If a modified line is hit by another master during
snooping, the master is forced off the bus and the
snooped cache writes back the modified line to the
system memory. After the snooped cache completes
the write, the forced-off bus master restarts the ac-
cess and reads the modified data from memory.
4.5.1
Cache Line Overview
To implement the Am5
X
86 microprocessor cache co-
herency protocol, each tag entry is expanded to 2 bits:
S1 and S0. Each tag entry is associated with a cache
line. Table 3 shows the cache line organization.
Table 3. Cache Line Organization
Data Words (32 Bits)
Address Tag and Status
Address Tag, S1, S0
D0
D1
D2
D3
4.5.2
A cache line can occupy one of four legal states as
indicated by bits S0 and S1. The line states are shown
in Table 4. Each line in the cache is in one of these
states. The state transition is induced either by the pro-
cessor or during snooping from an external bus master.
Line Status and Line State
4.5.2.1
An invalid cache line does not contain valid data for any
external memory location. An invalid line does not par-
ticipate in the cache coherency protocol.
Invalid
4.5.2.2
An exclusive line contains valid data for some external
memory location. The data exactly matches the data in
the external memory location.
Exclusive
4.5.2.3
A shared line contains valid data for an external memory
location, the data is shared by another cache, and the
shared data matches the data in the external memory
exactly; or the cache line is in Write-through mode.
Shared
4.5.2.4
A modified line contains valid data for an external mem-
ory location. However, the data does not match the data
in the external location because the processor has mod-
ified the data since it was loaded from the external mem-
ory. A cache that contains a modified line is responsible
for ensuring that the data is properly maintained. This
means that in the case of an external access to that line
from another external bus master, the modified line is
first written back to the external memory before the other
external bus master can complete its access. Table 5
shows the MESI cache line states and the correspond-
ing availability of data.
Modified
Table 4. Legal Cache Line States
S1
S0
Line State
0
0
1
1
0
1
0
1
Invalid
Exclusive
Modified
Shared
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM6TW-2424D | 6 watt dc-dc converters |
| AM6TW-4803SH35 | 6 watt dc-dc converters |
| AM6TW-4805D | 6 watt dc-dc converters |
| AM6TW-4805DH35 | 6 watt dc-dc converters |
| AM6TW-4805S | 6 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM5X86-P75 | 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA |
| AM6 | 功能描述:按鈕開關(guān) Push Button Oper, 30 mm,Non Ill. Mush., Mom., Blue RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關(guān)功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0 |
| AM-6 | 制造商:Greenlee Textron Inc 功能描述:MULTIMETER ANALOG 制造商:Greenlee Textron Inc 功能描述:MULTIMETER,ANALOG |
| AM60 | 制造商:Thomas & Betts 功能描述:60A ANGLE ADAPTER |
| AM600 | 制造商:EXTECH 制造商全稱:Extech Instruments Corporation. 功能描述:600A AC Analog Clamp Meter |
發(fā)布緊急采購，3分鐘左右您將得到回復。