參數(shù)資料
型號: AM5X86
廠商: Advanced Micro Devices, Inc.
英文描述: High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器)
中文描述: 高性能設(shè)計的片上集成完整的32位架構(gòu)Micrprocessor(高性能單片32位微處理器)
文件頁數(shù): 32/67頁
文件大?。?/td> 1201K
代理商: AM5X86
32
Am5
X
86 Microprocessor
AMD
PRELIMINARY
4.8.7.2
BOFF Write-Back Arbitration
Implementation
The use of BOFF to perform snooping of the on-chip
cache is used in systems where more than one cache-
able bus master resides on the microprocessor bus. The
BOFF signal forces the microprocessor to relinquish the
bus in the following clock cycle, regardless of the type
of bus cycle it was performing at the time. Consequently,
the use of BOFF as a bus arbitrator should be imple-
mented with care to avoid system problems.
4.8.8
The use of BOFF as a bus arbitration control mechanism
is immediate. BOFF forces the microprocessor to abort
an access in the following clock cycle after it is asserted.
The following design issues must be considered.
BOFF Design Considerations
4.8.8.1
The microprocessor aborts a cache line fill during a burst
read if BOFF is asserted during the access. Upon re-
gaining the bus, the read access commences where it
left off when BOFF was recognized. External buffers
should take this cycle continuation into consideration if
BOFF is allowed to abort burst read cycles.
Cache Line Fills
4.8.8.2
Similar to the burst read, the burst write also can be
aborted at any time with the BOFF signal. Upon regain-
ing access to the bus, the write continues from where it
was aborted. External buffers and control logic should
take into consideration the necessary control, if any, for
burst write continuations.
Cache Line Copy-Backs
4.8.8.3
Locked bus cycles occur in various forms. Locked ac-
cesses occur during read-modify-write operations, in-
terrupt acknowledges, and page table updates.
Although asserting BOFF during a locked cycle is per-
mitted, extreme care should be taken to ensure data
coherency for semaphore updates and proper data or-
dering.
Locked Accesses
4.8.9
If BOFF is asserted during a write-back, the processor
performing the write-back goes off the bus in the next
clock cycle. If BOFF is released, the processor restarts
that write-back access from the point at which it was
aborted. The behavior is identical to the normal BOFF
case that includes the abort and restart behavior.
BOFF During Write-Back
4.8.10 Snooping Characteristics During a Cache
Line Fill
The microprocessor takes responsibility for responding
to snoop cycles for a cache line only during the time that
the line is actually in the cache or in a copy-back buffer.
There are times during the cache line fill cycle and during
the cache replacement cycle when the line is “in transit”
and snooping responsibility must be taken by other sys-
tem components.
The following cases apply if snooping is invoked via
AHOLD, and neither HOLD nor BOFF is asserted.
I
System designers should consider the possibility
that a snooping cycle may arrive at the same time
as a cache line fill or replacement for the same ad-
dress. If a snooping cycle arrives at the same time
as a cache line fill with the same address, the CPU
uses the cache line fill, but does not place it in the
cache.
I
If a snooping cycle occurs at the same time as a
cache line fill with a different address, the cache line
fill is placed into the cache unless EADS is recog-
nized before the first BRDY but after ADS is assert-
ed, or EADS is recognized on the last BRDY of the
cache line fill. In these cases, the line is not placed
into the cache.
4.8.11 Snooping Characteristics During a
Copy-Back
If a copy-back is occurring because of a cache line re-
placement, the address being replaced can be matched
by a snoop until assertion of the last BRDY of the copy-
back. This is when the modified line resides in the copy-
back buffer. An EADS as late as two clocks before the
last BRDY can cause HITM to be asserted.
Figure 15 illustrates the microprocessor relinquishing
responsibility of recognizing snoops for a line that is
copied back. It shows the latest EADS assertion that
can cause HITM assertion. HITM remains active for only
one clock period in that example. HITM remains active
through the last BRDY of the corresponding write-back;
in that case, the write-back has already completed. This
is the latest point where snooping can start, because
two clock cycles later, the final BRDY of the write-back
is applied.
If a snoop cycle hits the copy-back address after the first
BRDY of the copy-back and ADS has been issued, the
microprocessor asserts HITM. Keep in mind that the
write-back was initiated due to a read miss and not due
to a snoop to a modified line. In the second case, no
snooping is recognized if a modified line is detected.
相關(guān)PDF資料
PDF描述
AM6TW-2424D 6 watt dc-dc converters
AM6TW-4803SH35 6 watt dc-dc converters
AM6TW-4805D 6 watt dc-dc converters
AM6TW-4805DH35 6 watt dc-dc converters
AM6TW-4805S 6 watt dc-dc converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM5X86-P75 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA
AM6 功能描述:按鈕開關(guān) Push Button Oper, 30 mm,Non Ill. Mush., Mom., Blue RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關(guān)功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風(fēng)格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0
AM-6 制造商:Greenlee Textron Inc 功能描述:MULTIMETER ANALOG 制造商:Greenlee Textron Inc 功能描述:MULTIMETER,ANALOG
AM60 制造商:Thomas & Betts 功能描述:60A ANGLE ADAPTER
AM600 制造商:EXTECH 制造商全稱:Extech Instruments Corporation. 功能描述:600A AC Analog Clamp Meter