- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366545 > AM5X86 (Advanced Micro Devices, Inc.) High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器) PDF資料下載
參數(shù)資料
| 型號： | AM5X86 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能單片32位微處理器) |
| 中文描述： | 高性能設計的片上集成完整的32位架構Micrprocessor（高性能單片32位微處理器） |
| 文件頁數(shù)： | 54/67頁 |
| 文件大?。?/td> | 1201K |
| 代理商： | AM5X86 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
54
Am5
X
86 Microprocessor
AMD
PRELIMINARY
I
STn (bits 30–29):
Read Only, available only in Write-
back mode when Ext=1 in TR5. STn returns the sta-
tus of the set (ST3, ST2, ST1, or ST0) specified by
the TR5 Set State field (bits 18–17) during cache
look-ups. Returned values are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
I
ST3 (bits 27–26):
Read Only, available only in Write-
back mode when Ext=1 in TR5. ST3 returns the sta-
tus of Set 3 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
I
ST2 (bits 25–24):
Read Only, available only in Write-
back mode when Ext=1 in TR5. ST2 returns the sta-
tus of Set 2 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
I
ST1 (bits 23–22):
Read Only, available only in Write-
back mode when Ext=1 in TR5. ST1 returns the sta-
tus of Set 1 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
I
ST0 (bits 21–20):
Read Only, available only in Write-
back mode when Ext=1 in TR5. ST0 returns the sta-
tus of Set 0 during cache look-ups. Returned values
are:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
I
Valid (bit 10):
Read/Write, independent of the Ext bit
in TR5. This is the Valid bit for the accessed entry.
On a cache look-up, Valid is a copy of one of the bits
reported in bits 6–3. On a cache write in Write-
through mode, Valid becomes the new Valid bit for
the selected entry and set. In Write-back mode, writ-
ing to the Valid bit has no effect and is ignored; the
Set State bit locations in TR5 are used to set the
Valid bit for the selected entry and set.
I
LRU (bits 9–7):
Read Only, independent of the Ext
bit in TR5. On a cache look-up, these are the three
LRU bits of the accessed set. On a cache write,
these bits are ignored; the LRU bits in the cache are
updated by the pseudo-LRU cache replacement al-
gorithm. Write operations to these locations have
no effect on the device.
I
Valid (bits 6–3):
Read Only, independent of the Ext
bit in TR5. On a cache look-up, these are the four
Valid bits of the accessed set. In Write-back mode,
these valid bits are set if a cache set is in the exclu-
sive, modified, or shared state. Write operations to
these locations have no effect on the device.
8.2
This section includes a detailed description of the bit
fields in the TR5.
TR5 Definition
Note:
Bits listed in Table 18 as Reserved or Not Used
are not included in the descriptions.
I
Ext (bit 19):
Read/Write, available only in Write-back
mode. Ext, or extension, determines which bit fields
are defined for TR4: the address TAG field, or the
STn and ST3–ST0 status bit fields. In Write-through
mode, the Ext bit is not accessible. The following
describes the two states of Ext:
— Ext = 0, bits 31–11 of TR4 contain the TAG ad-
dress
— Ext = 1, bits 30–29 of TR4 contain STn, bits 27–
20 contain ST3–ST0
I
Set State (bits 18–17):
Read/Write, available only in
Write-back mode. The Set State field is used to
change the MESI state of the set specified by the
Index and Entry bits. The state is set by writing one
of the following combinations to this field:
— 00 = invalid
— 01 = exclusive
— 10 = modified
— 11 = shared
I
Index (bits 11–4):
Read/Write, independent of write-
through or Write-back mode. Index selects one of
the 256 cache lines.
I
Entry (bits 3–2):
Read/Write, independent of write-
through or Write-back mode. Entry selects between
one of the four entries in the set addressed by the
Set Select during a cache read or write. During
cache fill buffer writes or cache read buffer reads,
the value in the Entry field selects one of the four
doublewords in a cache line.
相關PDF資料 |
PDF描述 |
|---|---|
| AM6TW-2424D | 6 watt dc-dc converters |
| AM6TW-4803SH35 | 6 watt dc-dc converters |
| AM6TW-4805D | 6 watt dc-dc converters |
| AM6TW-4805DH35 | 6 watt dc-dc converters |
| AM6TW-4805S | 6 watt dc-dc converters |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM5X86-P75 | 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA |
| AM6 | 功能描述:按鈕開關 Push Button Oper, 30 mm,Non Ill. Mush., Mom., Blue RoHS:否 制造商:C&K Components 觸點形式:2 NC - 2 NO 開關功能:ON ? OFF 電流額定值:4 A 電壓額定值 AC:12 V to 250 V 電壓額定值 DC:12 V to 50 V 功率額定值: 安裝風格:Through Hole 照明:Illuminated 照明顏色:None IP 等級:IP 40 端接類型:Solder 觸點電鍍:Silver 執(zhí)行器:Square 蓋顏色: 封裝: 可燃性等級:UL 94 V-0 |
| AM-6 | 制造商:Greenlee Textron Inc 功能描述:MULTIMETER ANALOG 制造商:Greenlee Textron Inc 功能描述:MULTIMETER,ANALOG |
| AM60 | 制造商:Thomas & Betts 功能描述:60A ANGLE ADAPTER |
| AM600 | 制造商:EXTECH 制造商全稱:Extech Instruments Corporation. 功能描述:600A AC Analog Clamp Meter |
發(fā)布緊急采購，3分鐘左右您將得到回復。