190
Am79C973/Am79C975
P R E L I M I N A R Y
15-10 RES
Reserved locations. Written as
zeros and read as undefined.
9-8
D4_SCALE
These bits correspond to the
DATA_SCALE field of the PMC-
SR (offset register 44 of the PCI
configuration space, bits 14-13).
Refer to the description of
DATA_SCALE for the meaning of
this field.
Read
D4_SCALE is read only. Cleared
by H_RESET and is not affected
by S_RESET or setting the STOP
bit
accessible
always.
7-0
DATA4
These bits correspond to the PCI
DATA register (offset Register 47
of the PCI configuration space,
bits 7-0). Refer to the description
of DATA register for the meaning
of this field.
Read accessible always. DATA4
is
read
only.
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
Cleared
by
BCR42: PCI DATA Register Five (DATA5) Alias
Register
Note:
This register is an alias of the DATA register and
also of the DATA_SCALE field of the PCMCR register.
Since these two are read only, BCR42 provides a
means of programming them through the EEPROM.
The contents of this register are copied into the corre-
sponding fields pointed with the DATA_SEL field set to
five. Bits 15-0 in this register are programmable
through the EEPROM.
Bit
Name
Description
15-10 RES
Reserved locations. Written as
zeros and read as undefined.
9-8
D5_SCALE
These bits correspond to the
DATA_SCALE field of the PMC-
SR (offset Register 44 of the PCI
configuration space, bits 14-13).
Refer to the description of
DATA_SCALE for the meaning of
this field.
Read
D5_SCALE is read only. Cleared
by H_RESET and is not affected
accessible
always.
by S_RESET or setting the STOP
bit
7-0
DATA5
These bits correspond to the PCI
DATA register (offset Register 47
of the PCI configuration space,
bits 7-0). Refer to the description
of DATA register for the meaning
of this field.
Read accessible always. DATA5
is
read
only.
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
Cleared
by
BCR43: PCI DATA Register Six (DATA6) Alias
Register
Note:
This register is an alias of the DATA register and
also of the DATA_SCALE field of the PCMCR register.
Since these two are read only, BCR43 provides a
means of programming them through the EEPROM.
The contents of this register are copied into the corre-
sponding fields pointed with the DATA_SEL field set to
six. Bits 15-0 in this register are programmable through
the EEPROM.
Bit
Name
Description
15-10 RES
Reserved locations. Written as
zeros and read as undefined.
9-8
D6_SCALE
These bits correspond to the
DATA_SCALE field of the PMC-
SR (offset Register 44 of the PCI
configuration space, bits 14-13).
Refer to the description of
DATA_SCALE for the meaning of
this field.
Read
D6_SCALE is read only. Cleared
by H_RESET and is not affected
by S_RESET or setting the STOP
bit
accessible
always.
7-0
DATA6
These bits correspond to the PCI
DATA register (offset Register 47
of the PCI configuration space,
bits 7-0). Refer to the description
of DATA register for the meaning
of this field.
Read accessible always. DATA6
is
read
only.
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
Cleared
by